

Low-Ripple High-Ratio DC-DC Converter Based on Multilevel-Multiphase Modified Cuk Converter Topology

Anam Rais Assidiq*, Asep Muchtar Zaelani, Andriazis Dahono,
Arwindra Rizqiawan and Jihad Furqani

School of Electrical Engineering and Informatics, Institute Technology of Bandung, Bandung, Indonesia

*23222043@std.stei.itb.ac.id

Abstract: A multilevel-multiphase topology based on modified Cuk converter is proposed in this paper. This paper employs the combination of multiphase and multilevel topology which is applied to the modified dc-dc the Cuk converter serves as the fundamental cell topology to achieve low-ripple high-ratio DC-DC converter. The multiphase approach will generate smaller current ripples in the input and output sides so it will be beneficial for ripple-prone sources or load, for example photovoltaic panel or battery. Meanwhile, the multilevel approach will generate high ratio amplification for input voltage, provided by PV panel or battery, to reach typical 380-400VDC in the output voltage which is suitable for DC microgrid applications. A four levels multilevel-multiphase modified Cuk converter topology is successfully developed. The derivation of the mathematical expression of the voltages applicable to the proposed converter is conducted. Loss analysis is conducted to observe the contributing factor of losses to the total efficiency is conducted. A double-loop control system is proposed for the proposed converter to achieve the desired reference operation point for various conditions. It can be demonstrated that the proposed converter generates high ratio total output voltage while maintaining notably small current ripple. Simulation and experiment are conducted to verify the performance of the proposed converter.

Keywords: Modified Cuk Converter, Multiphase, Multilevel, High Voltage Ratio, Power Loss Fraction, Current Ripple, Efficiency, Closed-Loop, Control System

1. Introduction

Primary energy in electricity generation in most regions of Indonesia is still dominated by fossil energy with a mix of 67.21% for coal, 15.96% for gas, and 2.73% for fuel oil in 2022. Meanwhile, the New and Renewable Energy (NRE) mix was only 14.11% in the same year. Meanwhile, the Indonesian government set target for the NRE mix in 2025 is at 23% and in 2030 at 31%. Indonesia has abundant NRE potential, especially in solar energy, estimated about 207.8 Gw as recorded in 2021. So that by maximizing NRE, especially solar energy, the NRE mix target can be achieved. One of implementation that can be realized is by utilizing a DC microgrid system. One of the most important components in the DC microgrid system is the DC-DC converter. Due to the low voltage output of Photovoltaic (PV) panel by nature which is in the range of 12-to-48 VDC while the demand of electricity at the residential level is 220VAC, therefore 380-400 VDC is required in the input side of the DC-AC converter. On the other hand, either PV panel or battery is prone to the current ripple generated by power electronics converter [1]-[9]. This encourages the existence of DC-DC converters that can meet these needs, to increase the output voltage of PV panel, or battery, by a high ratio using multilevel topology and having low current ripple using multiphase topology.

The application of DC-DC Cuk converters is the main topic of this study. One significant advantage of the Cuk converter is its ability to achieve a higher voltage ratio while ensuring continuous current flow on both the input and output sides.. However, there is a disadvantage, though, with reverse polarity on the output side. To solve the polarity issue, a modified Cuk converter is suggested in this study. Furthermore, a multiphase topology is proposed in this study to lower the current ripple. To achieve a higher voltage ratio, a multilevel topology is also proposed.

Received: March 9th, 2024. Accepted: August 26th, 2024

DOI: 10.15676/ijeel.2024.16.3.1

One method for lowering current ripples in a power converter is by employing multiphase topology. The converter's arms are controlled by shifting the phase of Carrier wave signals, consequently current cancellation will happen, which lowers the ripple in the input or the output side. However, the use of this topology will add components to the converter in the price of reduction of current ripple [10]–[14]. An output voltage increase from multilevel topology can be more than that from conventional converters. The Modular Multilevel Converter (MMC) topology is the multilevel topology that is currently in widespread use. One advantage of this topology is that the converter's cell may be made modular so that all its module parts have the same rating, the same duty cycle value control, and can be more easily scaled to provide the desired voltage. However, this topology has drawbacks of its own, including the need for multiple levels of converters to achieve a higher output voltage value and sensitivity to variations in the specifications of the converter's component parts [15]–[18]. The advantages of these two topologies—multiphase topology and multilevel topology—can improve the DC-DC converter's ability to achieve a high voltage ratio and while maintaining lower current ripple.

This research paper proposes the combination of multiphase and multilevel topology which is applied to the modified dc-dc Cuk converter as the basic cell topology. The multiphase topology will generate smaller current ripples in the input and output sides so it will be beneficial for ripple-prone source or load, for example photovoltaic panel or battery. Meanwhile, the multilevel topology will generate high ratio amplification for input voltage, provided by PV panel or battery, to reach typical 380-400VDC in the output voltage which is suitable for DC microgrid applications. The derivation of the mathematical expression applicable to the proposed converter will be discussed in this paper.

This study will also provide the experimental results for both the open loop and the closed loop of the proposed converter. The effectiveness of the implementation of the multiphase topology will be demonstrated by the open-loop experiment that shows the generated ripple current is notably small. The observation of power loss fraction and efficiency of the converter will also be provided by the open-loop experiment. Furthermore, a closed-loop experiments system based on double-loop control scheme is proposed to achieve the desired reference operation point for various conditions.

2. Proposed Converter

A. Conventional Cuk Converter

The conventional Cuk converter integrates two standard DC-DC converter topologies, specifically the Boost and Buck converters, or in reverse order. The circuit diagram of the Cuk converter is illustrated in Fig. 1[19]. The graph in Fig. 2 illustrates the Cuk converter's I, assuming that there is a continuous flow of current on both the input side (I_d) and the output side (I_o). It is also assumed that the output side (C_o) and center side capacitor (C) are big enough to store energy and generate a constant voltage.




Fig. 1. Conventional Cuk Converter




Fig. 2. Operating Principle of the Cuk Converter

The equation for the output voltage V_o in the Cuk converter can be derived based on the previously explained operating principle, as shown in Eq. (1) [19].

$$\frac{V_o}{E_d} = \frac{\alpha}{1 - \alpha} \quad (1)$$

For transistor Q1, the duty cycle value has the condition as shown in Eq. (2).

$$\alpha = \frac{T_{ON}}{T_s} \quad (2)$$

From the conventional Cuk converter, these features can be summed up as follows [19].

1. The current ripple is reduced because both the input and output currents are continuous.
2. V_o (output voltage) can fluctuate above or below E_d (input voltage).
3. V_o (output voltage) polarity is inverted in comparison to E_d (input voltage), potentially adding complexity to the implementation of the Cuk converter.

B. Modified Cuk Converter

The Cuk converter, with its continuous input and output currents, offers a significant advantage over other DC-DC converters. Compared to converters like the Boost and Buck, the Cuk converter can achieve a lower generated current ripple. However, the reverse voltage polarity and greater duty cycle value required by this Cuk converter compared to the Boost converter is a drawback. To fix these issues, the Cuk converter's output terminal can be moved to fix these issues. Thus, a modified Cuk Converter is proposed as shown in Fig. 3, by using this modified topology the voltage polarity issue is fixed and a transistor in the switch allows for the bidirectional power[19].

Based on the operating principle used is the same as in Fig. 2, this gives the expression of voltages as shown in Eq. (3)-(4) [19].

$$\bar{v}_o = \frac{\alpha E_d}{1 - \alpha} - \frac{V_Q}{1 - \alpha} - \frac{R_d(1 - 2\alpha + 2\alpha^2) + R_Q}{(1 - \alpha)^2} I_L \quad (3)$$

$$\bar{v}_L = \frac{E_d}{1-\alpha} - \frac{V_Q}{1-\alpha} - \frac{R_d(1-2\alpha+2\alpha^2) + R_Q}{(1-\alpha)^2} I_L \quad (4)$$

This converter offers the following advantages over other DC-DC converters [19].

1. Higher voltage gain at the same duty cycle.
2. The reverse polarity problem has been fixed.
3. The resulting efficiency is higher because the converter does not process all of the power.

Extensions and variations of the modified Cuk circuit of Fig. 3 can be made by changing the position of the inductor. Therefore, different modified Cuk converter circuits are obtained as shown in Fig. 4[19].

Based on Fig. 4, Eqs. (5) and (6) provide formulas for the output voltage drop for each circuit. Eq. (5) represents the voltage drop in the circuit shown in Fig. 4(a), and Eq. (6) represents the voltage drop in the circuit shown in Fig. 4(b) [19].

$$\bar{v}_L = \frac{E_d}{1-\alpha} - \frac{V_Q}{1-\alpha} - \frac{R_d(2-2\alpha+\alpha^2) + R_Q\alpha + R_D}{(1-\alpha)^2} I_{Lo} \quad (5)$$

$$\bar{v}_L = \frac{E_d}{1-\alpha} - \frac{V_Q}{1-\alpha} - \frac{R_d(1+\alpha^2) + R_Q\alpha + R_D}{(1-\alpha)^2} I_{Ld} \quad (6)$$

The transistor and inductor components are responsible for the voltage losses in the circuits shown in Figs. 3-4. While the voltage losses caused by transistors are identical, the losses induced by inductors vary. This is because the inductor current flowing in the inductor below is greater than that flowing in the inductor above and in the middle. The voltage drops in the circuit shown in Fig. 4(b) is larger than in the other circuits.

C. Multiphase Modified Cuk Converter

By employing a multiphase topology, the modified Cuk converter that was previously described can be developed further. The modified Cuk converter's current ripple can be minimized by the multiphase topology. This development can be employed to the circuits shown in Fig. 3, 4(a) and 4(b), as shown in Fig. 5 [20].




Fig. 3. Modified Cuk Converter




Fig. 4. Modified Cuk Converter Variations (a) Inductor Above, (b) Inductor Below




Fig. 5. Multiphase Modified Cuk Converter Variations (a) Top-Bottom Inductor, (b) Top-Middle Inductor, (c) Center-Bottom Inductor

The proposed multiphase topology in the modified Cuk converter can be developed into N-phase. Fig. 5 shows the circuit in the case of number of phases are two ($N=2$). Consequently, the number of components in the converter has doubled[20].

By using the same principle, the voltage expression can be derived for circuit shown in Fig. 5(a)-5(c), as shown in Eq. (7)-(9), respectively.

$$V_L = \frac{E_d}{1-\alpha} - \frac{V_Q}{1-\alpha} - \frac{NR_d(1-2\alpha+2\alpha^2) + R_Q\alpha + R_D(1-\alpha)}{N(1-\alpha)^2} I_{Ld} \quad (7)$$

$$V_L = \frac{E_d}{1-\alpha} - \frac{V_Q}{1-\alpha} - \frac{R_m + R_oN(1-\alpha)^2 + R_Q\alpha + R_D(1-\alpha)}{N(1-\alpha)^2} I_{Lo} \quad (8)$$

$$V_L = \frac{E_d}{1-\alpha} - \frac{V_Q}{1-\alpha} - \frac{NR_m\alpha^2 + R_d + R_Q\alpha + R_D(1-\alpha)}{N(1-\alpha)^2} I_{Ld} \quad (9)$$

By increasing the number of N-phases, it is possible to lower the voltage losses on transistors and inductors, as shown by Eq. (7)-(9). The voltage drop will decrease significantly as the number of phases, N, increases. The circuit topology of Fig. 5(b) has a smaller voltage drop due to the inductor than the circuit topology of Fig. 5(c), according to the Eq. (7)-(9). The reason for this is that the current flows in inductor L_o is lower than the inductor L_d 's current flow. Additionally, it is evident that the voltage drops in the circuit shown in Fig. 5(c) are the highest because there are more components estimated and the result is notisltiplyed by the duty cycle value. Of course, circuit topology of Fig. 5(a) has the most components when considered from that perspective.

D. Multilevel-Multiphase Modified Cuk Converter

Given its advantages, the modified Cuk converter is also well-suited to serve as the based cell in the proposed multilevel topology. To extend the idea of maintaining low current ripple while obtaining higher voltage ratio, multiphase topology will be employed in the first level. The duty cycle that is employed at each level can vary thanks to the independent switch control that the proposed converter offers at each level. Fig. 6 [20] depicts the proposed multilevel multiphase modified Cuk circuit.

Ratio of the voltage of the proposed converter in Fig. 6 will exceed that of a single modified Cuk converter. This is because the second level's input voltage is derived from the first level's output capacitor voltage, and the third level's input voltage is then derived from the second level's output capacitor voltage. In addition, the fourth level's input voltage will be the third level's output capacitor voltage. As a result, the capacitor voltages at the first through fourth levels contribute to the overall voltage at the load.

Multiphase topology is employed on the proposed topology at the first level. The goal of this is to reduce the current ripple on the first level's input and output sides. Consequently, the subsequent level current ripple will be smaller compared to multilevel topology only without employing multiphase topologies. The fact that the third level's current flow is greater than the fourth level's is another factor if the multiphase topology is adopted in the second level. It will be important to keep in mind that a large ripple combined with a large current could be a significant issue. Thus, the first level's adoption of multiphase topology makes sense and can achieve the research objective, which is to provide a lower current ripple value.

3. Proposed Converter Analysis

A. Open Loop System Analysis

The topology described in Fig. 6 is scalable and can be modified to include more layers. The voltage equations for the converter shown in Fig. 6 are described in Eqs. (10)-(13). Eq. (10) represents the output capacitor voltage at the first level, which is used as the input for the second level. Similarly, Eq. (11) explains the output capacitor voltage at the second level, which serves as the input for the third level. Eq. (12) represents the output capacitor voltage at the third level, which serves as the input for the fourth level, as described in Eq. (13).

$$V_{o1} = E_d \frac{\alpha_1}{1 - \alpha_1} - \frac{V_Q}{1 - \alpha_1} - \frac{R_m + 2R_o(1 - \alpha_1)^2 + R_Q\alpha_1 + R_D(1 - \alpha_1)}{2(1 - \alpha_1)^2} I_{Lo1} \quad (10)$$

$$V_{o2} = V_{o1} \frac{\alpha_2}{1 - \alpha_2} - \frac{V_Q}{1 - \alpha_2} - \frac{R_d(1 - 2\alpha_2 + 2\alpha_2^2) + R_Q\alpha_2 + R_Q(1 - \alpha_2)}{(1 - \alpha_2)^2} I_{Ld2} \quad (11)$$




Fig. 6. Multilevel-Multiphase Modified Cuk Converter

$$V_{o3} = V_{o2} \frac{\alpha_3}{1 - \alpha_3} - \frac{V_Q}{1 - \alpha_3} - \frac{R_d(1 - 2\alpha_3 + 2\alpha_3^2) + R_Q\alpha_3 + R_Q(1 - \alpha_3)}{(1 - \alpha_3)^2} I_{Ld3} \quad (12)$$

$$V_{o4} = V_{o3} \frac{\alpha_4}{1 - \alpha_4} - \frac{V_Q}{1 - \alpha_4} - \frac{R_d(1 - 2\alpha_4 + 2\alpha_4^2) + R_Q\alpha_4 + R_Q(1 - \alpha_4)}{(1 - \alpha_4)^2} I_{Ld4} \quad (13)$$

Based on Eq. (10)-(13), the terminal voltage equation or the total voltage of the circuit is the sum of all voltage built up in each level, it will be obtained with the expression shown in Eq. (14). Eq. (15) shows the complete expression of output voltage.

$$\bar{v}_L = E_d + V_{o1} + V_{o2} + V_{o3} + V_{o4} \quad (14)$$

$$\begin{aligned} \bar{v}_L = E_d & \left[1 + \frac{\alpha_1}{1 - \alpha_1} + \frac{\alpha_1\alpha_2}{(1 - \alpha_1)(1 - \alpha_2)} + \frac{\alpha_1\alpha_2\alpha_3}{(1 - \alpha_1)(1 - \alpha_2)(1 - \alpha_3)} \right. \\ & \left. + \frac{\alpha_1\alpha_2\alpha_3\alpha_4}{(1 - \alpha_1)(1 - \alpha_2)(1 - \alpha_3)(1 - \alpha_4)} \right] \\ & - \left[\frac{V_Q}{1 - \alpha_1} \left(1 + \frac{\alpha_2}{1 - \alpha_2} + \frac{\alpha_2\alpha_3}{(1 - \alpha_2)(1 - \alpha_3)} \right. \right. \\ & \left. \left. + \frac{\alpha_2\alpha_3\alpha_4}{(1 - \alpha_2)(1 - \alpha_3)(1 - \alpha_4)} \right) \right] \\ & - \left[\frac{V_Q}{1 - \alpha_2} \left(1 + \frac{\alpha_3}{1 - \alpha_3} + \frac{\alpha_3\alpha_4}{(1 - \alpha_3)(1 - \alpha_4)} \right) \right] \\ & - \left[\frac{V_Q}{1 - \alpha_3} \left(1 + \frac{\alpha_4}{1 - \alpha_4} \right) \right] \\ & - \left[\frac{V_Q}{1 - \alpha_4} \right] \\ & - \left[\frac{R_d + R_o 2(1 - \alpha_1)^2 + R_Q\alpha_1 + R_D(1 - \alpha_1)}{2(1 - \alpha_1)^2} I_{Lo1} \left(1 + \frac{\alpha_2}{1 - \alpha_2} \right. \right. \\ & \left. \left. + \frac{\alpha_2\alpha_3}{(1 - \alpha_2)(1 - \alpha_3)} + \frac{\alpha_2\alpha_3\alpha_4}{(1 - \alpha_2)(1 - \alpha_3)(1 - \alpha_4)} \right) \right] \\ & - \left[\frac{R_d(1 - 2\alpha_2 + 2\alpha_2^2) + R_Q\alpha_2 + R_Q(1 - \alpha_2)}{(1 - \alpha_2)^2} I_{Ld2} \left(1 + \frac{\alpha_3}{1 - \alpha_3} \right. \right. \\ & \left. \left. + \frac{\alpha_3\alpha_4}{(1 - \alpha_3)(1 - \alpha_4)} \right) \right] \\ & - \left[\frac{R_d(1 - 2\alpha_3 + 2\alpha_3^2) + R_Q\alpha_3 + R_Q(1 - \alpha_3)}{(1 - \alpha_3)^2} I_{Ld3} \left(1 + \frac{\alpha_4}{1 - \alpha_4} \right) \right] \\ & - \left[\frac{R_d(1 - 2\alpha_4 + 2\alpha_4^2) + R_Q\alpha_4 + R_Q(1 - \alpha_4)}{(1 - \alpha_4)^2} I_{Ld4} \right] \end{aligned} \quad (15)$$

Non-idealities of transistors and inductors make up the parasitic components in Eq. (15). In an ideal circumstance, it would be possible to omit the parasitic components and simplify Eq. (15) as in Eq. (16).

$$\bar{v}_L = E_d \left[1 + \frac{\alpha_1}{1 - \alpha_1} + \frac{\alpha_1\alpha_2}{(1 - \alpha_1)(1 - \alpha_2)} + \frac{\alpha_1\alpha_2\alpha_3}{(1 - \alpha_1)(1 - \alpha_2)(1 - \alpha_3)} \right. \\ \left. + \frac{\alpha_1\alpha_2\alpha_3\alpha_4}{(1 - \alpha_1)(1 - \alpha_2)(1 - \alpha_3)(1 - \alpha_4)} \right] \quad (16)$$

If a duty cycle value of 0.5 is used in Eq. (16), the voltage gain will equal to (N+1) times of the source voltage (E_d). This is an important characteristic of the multilevel topology, which exhibits modularity and self-balancing resulted at the same output voltage for every cell. Under this situation, the voltage for every level can be expressed generally as shown in Eq. (17).

$$\bar{v}_{Ln \text{ level}} = E_d \left[1 + n \frac{\alpha}{1 - \alpha} \right] \quad (17)$$




Fig. 7. Closed Loop Control System Schematic of Multilevel-Multiphase Modified Cuk Converter

B. Closed Loop System Analysis

The circuit depicted in Fig. 6 will be integrated into a closed-loop control system, where the third cell will be subject to both voltage and current control. This approach is necessary to reduce Current ripple on both the input and output sides. using a multiphase technique. To achieve this, the duty cycle values of the first and fourth cells must remain constant. During an open-loop control system experiment, the ideal duty cycle value was determined to reach the target output voltage of 380-to-400 VDC. Within a closed-loop control system, the duty cycle of the third cell can be safely adjusted within a broad range of 0.55 to 0.75. Fig. 7 illustrates the schematic of the proposed closed-loop control system.

The proposed closed-loop control system utilizes a double-loop control strategy based on a proportional-integral (PI) controller scheme. In this configuration, the outer voltage control loop is designed with a smaller bandwidth than the inner current control loop, indicating that the voltage control response time will be slower than that of the current control. Fig. 8 shows the schematic of the proposed double-loop closed-loop control system.

The operation in continuous mode has been analyzed and modeled using state-space equations for the circuit depicted in Fig. 3. The state-space equation for the condition when Q1 is ON is derived by applying a duty cycle equal to D, while for the condition when Q2 is ON, the duty cycle is 1-D. The state-space equations for the modified Cuk converter in each condition are expressed in Eqs. (18)-(19).

$$\dot{X} = A_{on}X + B_{on}Y \quad (18)$$

$$\dot{X} = [DA_{on} + (1 - D)A_{off}]X + [DB_{on} + (1 - D)B_{off}]Y \quad (19)$$

If Eq. (19) is modeled based on small-signal linearization, the duty cycle D is denoted by d , then Eq. (20) can be obtained.

$$\dot{x} = Ax + Fd \quad (20)$$

Eq. (20) then transformed by using Laplace transformation to obtain the representation in the frequency domain as shown by Eq. (21).

$$\frac{x(s)}{d(s)} = [sI - A]^{-1}F \quad (21)$$

As a result, the state-space averaging outcomes will be derived in Eqs. (22)-(23) when used on the modified Cuk converter with the provided parameters.

$$\left[\frac{I_d(s)}{d(s)} \right] = \left[\frac{CC_oL_oV_c s^3 - C_oL_o(I_d + I_o)(-1 + D)s^2 + V_c(C_oD + C)s - (I_d + I_o)(-1 + D)}{CC_oL_dL_o s^4 + ((L_d + L_o)D^2 - 2DL_o + L_o)C_o + CL_d} s^2 + (-1 + D)^2 \right] \quad (22)$$

$$\left[\frac{V_o(s)}{d(s)} \right] = \left[\frac{CL_dV_c s^2 - L_dD(I_d + I_o)s - V_c(-1 + D)}{CC_oL_oV_c s^3 - C_oL_o(I_d + I_o)(-1 + D)s^2 + V_c(C_oD + C)s - (I_d + I_o)(-1 + D)} \right] \quad (23)$$

The circuit's current is regulated by the inner loop's closed-loop control system, as illustrated in Fig. 8. In this system, the reference current value provided by the outer loop control is compared to the measured current in the inductor at the third level of the proposed topology. To determine the value of $T_{p1}(s)$, the component parameter values will be calculated using Eq. (16). The inner loop's current control must respond more quickly than the outer loop's voltage control. Consequently, the measurement value and inductor current compensation must deliver faster responses. The current control method in the inner loop, as depicted in Fig. 9(a), is described by the expression in Eq. (24).

$$T_{OL1}(s) = T_{c1}(s) \cdot T_{p1}(s) \cdot H(s) \cdot T_m(s) \quad (24)$$

Current sensor of IL has the transfer function, $H(s)$, assumed to be 100% accurate so that it has unity gain. $T_m(s)$ represents the circuit's modulator transfer function. The PI control block, $T_{c1}(s)$, is described by Eq. (25).

$$T_{c1}(s) = K_p \frac{K_i}{s} \quad (25)$$

In a circuit control system, the outer loop regulates the voltage. The reference voltage value is compared to the observed output voltage at the third level. To calculate the value of $T_{p2}(s)$, the component parameters' values will be determined using Eq. (21). Eq. (26) expresses the equation that represents the strategy of the outer voltage control loop, as shown in Fig. 9b.

$$T_{OL2}(s) = T_{c2}(s) \cdot T_{p2}(s) \cdot H(s) \quad (26)$$

The voltage sensor of V_c has the transfer function, $H(s)$, assumed to be 100% accurate so that it has unity gain. The PI control block, $T_{c2}(s)$, is described using Eq. (27).

$$T_{c2}(s) = K_p \frac{K_i}{s} \quad (27)$$




Fig. 8. Schematic of the Double-Loop Closed-Loop Control System




Fig. 9. Control System Schematic: (a) Inner Loop Current, (b) Outer Loop Voltage




Fig. 10. Bode Plot: (a) Current Control, (b) Voltage Control

The PI (Proportional-Integral) values for this includes both current and voltage controls study are then calculated and derived. The PI values obtained in current control are $Ti = 1.0419e-4$, $Ki = 9017.6304$, and $Kp = 0.9395$. The PI values found for voltage control are $Ti = 3.1283e-3$, $Ki = 169.2876$, and $Kp = 0.0529$. Fig. 10 shows the generated Bode plot for each control. The proposed control is stable.

4. Verification of Results and Analysis

A. Open Loop System Results and Analysis

A.1. Simulation and Experiment Results

The circuit shown in Fig. 6 will be utilized in the open-loop experiment. Fig. 11 illustrates the circuit configuration for this experiment. An example of the experimental setup is provided in Fig. 12. The parameters employed in the experiments are listed in Table 1.




Fig. 11. Schematic of the Experiment




Fig. 12. Photos of the Experimental Equipment in the Laboratory

Table 1. Experimental Component Parameters


Parameters	Value
Power Capacity	600 – 1000 W (800 W)
Inductor	2 mH, Sendust
Capacitors	22 μ F, JFX Film
Ripple Current	1,3 A (Max)
Switching	IGBT MagnaChip 60T65PES
Frequency Switching	20 kHz

This research employs a multilevel, multiphase modified DC-DC Cuk converter designed to meet the voltage requirements of a DC microgrid, specifically targeting an output voltage of 380–400 VDC. This output voltage is achieved by boosting the source voltage from a PV system or battery from 48 VDC. The output voltage equations under non-ideal and ideal conditions are represented by Eq. (15) and Eq. (16), respectively, and are used to calculate the duty cycle value and output voltage. Prior to simulation, these calculations are performed using Microsoft Excel's Solver tool to determine the correct duty cycle value. The calculation and simulation results are depicted in Fig. (13)-(16).

Figures (13)-(16) illustrate significant differences between voltages in ideal and non-ideal scenarios. These differences arise because, in ideal calculations, parasitic components are not considered, leading to a lower duty cycle value compared to non-ideal circumstances. The second-level voltage will reflect voltage differential at the first level, further amplifying the discrepancy. Consequently, the voltage differential between the third and fourth levels' output voltages will rise. Experimental tests will later confirm the simulation and calculation results. These experimental outcomes will be compared with the previously conducted calculations, simulations, and experimental. The results are also presented in Figures (13)-(16).




(a)




(b)

Fig. 13. Calculation, Simulation, and Experiment of Output Voltage 380V D2=D3
(a) Ideal, (b) Non-Ideal




(a)




(b)

Fig. 14. Calculation, Simulation, and Experiment of Output Voltage 380V D2≠D3
(a) Ideal, (b) Non-Ideal




(a)




(b)

Fig. 15. Calculation, Simulation, and Experiment of 400V Output Voltage D2=D3
(a) Ideal, (b) Non-Ideal



(a)



(b)

Fig. 16. Calculation, Simulation, and Experiment of 400V Output Voltage D2≠D3
(a) Ideal, (b) Non-Ideal

It was discovered that the values acquired from non-ideal experimental findings are much closer to the experimental outcomes than the ideal conditions. This is because non-ideal calculations account for the parasitic components present in each circuit, resulting in results that are more in line with the experimental setup's inherent non-ideality. The experimental results of the open-loop control system revealed that the duty cycle values appropriate as references for the closed-loop control system were derived under non-ideal situations. Specifically, the duty cycle values are $\alpha_1=\alpha_2=0.5$, $\alpha_3=0.707$, and $\alpha_4=0.616$.

A.2. Current Ripple

In this experiment, the current ripple on both the input and output sides was observed. The primary objective of using a multiphase topology is to minimize the current ripple. The current ripple on the input side and output side was recorded and is presented in Fig. 17 and Fig. 18.




Fig. 17. Input Side Current Ripple




Fig. 18. Output Side Current Ripple

Fig. 17 illustrates how the application of multiphase topology causes ripple cancellation to occur in the current ripple generated on the input side. This matches the goal of employing multiphase topology, which is to reduce current ripples, the result is the input side's current ripple to be extremely small and generates constant current. Fig. 18 shows the output side current ripple for every duty cycle experiment. The graphic illustrates the observed output current ripple is very small. The duty cycle value in the circuit undoubtedly has an influence on this situation. Although the fourth cell is kept at a duty cycle of 0.5 in the attempt of suppressing the output current ripple, the second and third cells do not suppress the ripple, so it is observed that the output current ripple remains. The ripple current value increases with increasing duty cycle value.

A.3. Power Loss Fraction and Efficiency

Typically, power converter is susceptible to three different kinds of power losses: losses of inductor, conduction, and switching. The inductor losses are due to the characteristics of iron core, DC resistance, and AC resistance. While in the switching device the DC resistance and internal voltage drop across each transistor or diode make up the conduction and switching losses. In this proposed topology, the loss fraction is determined by the loss analysis. Operating conditions of the circuit are used for this analysis in non-ideal condition. The non-ideal condition equation includes parasitic components. The gain fraction's computation results are shown in Fig. 19.




Fig. 19. Non-Ideal State Circuit Power Loss Fraction

Fig. 19 illustrates the distribution of losses in the proposed converter, showing that they are predominantly due to the switching component, which accounts for nearly 67% of the total power loss, and the inductor component, which contributes almost 33%. The overall power losses amounted to 180 W. This study aims to reduce power losses. It is recommended to use a switching device with higher specifications, such as SiC (Silicon Carbide) or GaN (Gallium Nitride), instead of the conventional devices used in the experiment.




Fig. 20. Non-Ideal State Circuit Efficiency

By utilizing the data obtained from both calculations and experimental power measurements, the efficiency of the proposed converter is confirmed. This circuit operates with a total power range of 700–1000 W. During the experiments, the duty cycle was varied to gather data under non-ideal conditions. The efficiency of the proposed converter is depicted in Fig. 20.

The proposed converter circuit exhibits an efficiency exceeding 70% in the conducted experiments, as shown in Fig. 20. There is a small 7% to 10% discrepancy between the calculated and experimental results. This shows that the conducted losses analysis and calculation results describe the circuit's actual conditions. The experiment confirms the losses analysis, therefore the performed analysis can serve as a guide for improving the efficiency.

B. Closed Loop System Results and Analysis

B.1. Simulation Results

To observe the dynamic behavior of the proposed converter under closed-loop control system, simulations by PSIM are carried out. The resulting data will be processed by MATLAB to provide the graph visualization. This simulation uses two types of variations: variation of reference voltage and variation of source voltage. Fig. 21 and Fig. 22 show the simulation results for two different cases, respectively.




Fig. 21. Simulation Results of Variation Voltage Variation




Fig. 22. Simulation Results of Source Voltage Variation

The simulation presented in Fig. 21 was executed with one-second intervals. Initially, the reference voltage was reduced by 10 V, from 110 V to 100 V, during the first second. At the two-second mark, the reference voltage was restored to 110 V. The designed control system demonstrated its capability to track these reference voltage changes within 0.2 seconds. Similarly, the simulation depicted in Fig. 22 was conducted with one-second intervals. During the first second, the source voltage decreased by 2 V, from 48 V to 46 V. At the two-second mark, the source voltage was restored to 48 V. The control system efficiently maintained the voltage at the reference level, even under source voltage perturbations.

B.2. Experiment Results

The proposed converter circuit depicted in Fig. 7 is the one used for the closed-loop experiment. The experimental setup for the closed-loop control is shown in Fig. 23. The experimental parameters utilized in the study are listed in Table 2.




Fig. 23. Photos of the Experimental Equipment in the Laboratory

Table 2. Experimental Component Parameters

Parameters	Value
Power Capacity	600 – 1000 W (800 W)
Inductor	2 mH, Sendust
Capacitors	22 μ F, JFX Film
Ripple Current	1,3 A (Max)
Switching	IGBT MagnaChip 60T65PES
Frequency Switching	20 kHz
Voltage Vco3	110 V
Current ILd3	5 A
Reference Voltage	110 V




Fig. 24. Experiment Results of Reference Voltage Variation (a) Vco3, (b) VLoad

In this experiment, data was collected only for the reference voltage variation. The experimental results are presented in Fig. 24, which shows the performance of the proposed converter under varying reference voltages. Fig. 24 displays the experiment results for the third-level cell voltage and the total load voltage. The experiment was conducted in 4-second intervals, starting with an initial reference voltage of 110V. At the 2-second mark, the reference voltage was reduced by 10V to 100V, and then at 5 seconds, it was increased back by 10V to 110V, returning to the initial reference value. The designed control system effectively tracks the reference voltage, with the system responding to changes in less than 1.5 seconds. The control system demonstrates accurate, fast, and responsive adaptation to the reference voltage variations.

5. Conclusion

A multilevel multiphase topology based on modified DC-DC Cuk converter has been proposed in this research paper. The four levels converter that is generated can provide a high ratio of input to output voltage while maintaining lower current ripple in the input and output sides. The first level will process the input voltage, can be either from photovoltaic panel or battery, to be the input for the second level, subsequently until the fourth level to achieve a high ratio output voltage. The proposed converter can achieve the output voltage of 380-400 VDC from 48 VDC input voltage with a relatively moderate duty cycle, $\alpha_1=\alpha_2=0.5$, $\alpha_3=0.707$, and $\alpha_4=0.616$, under non-ideal converter conditions.

The derived equations for the proposed converter have also been given by showing the voltage reduction equations caused by component resistance and switch drop voltage. Calculations, simulations, and experiments on the open-loop control system have also been given. From the open circuit system condition, the current ripple of each level has also been shown to prove that the multiphase topology of the first level has a great impact on the subsequent levels. The fractional analysis of the power loss in the proposed converter has been conducted to assess its efficiency. The efficiency of the proposed converter has been determined to be in the range of 70% to 80%.

The closed-loop control system, consisting of the outer voltage control loop and the inner current control loop, has been implemented. Stability analysis based on Bode Plot has been confirmed. The experiment results show that the proposed converter equipped with the proposed control scheme can track changes and achieve desired operation point under various conditions.

6. Acknowledgment

The authors would like to express their gratitude to the late Prof. Pekik Argo Dahono, whose devotion and example continue to inspire, even though he is no longer with us. His dedication to the students he served during his career has left a lasting impression.

7. References

- [1]. M. A. Rizaty, "Bauran Energi Indonesia Masih Didominasi Batu Bara pada 2022," DataIndonesia.id, 2023. <https://dataindonesia.id/sektor-riil/detail/bauran-energi-indonesia-masih-didominasi-batu-bara-pada-2022>.
- [2]. Direktorat Jenderal Energi Baru Terbarukan dan Konservasi Energi (EBTKE), "Forum Kehumasan Dewan Energi Nasional: Menuju Bauran Energi Nasional Tahun 2025," 2022. [Online]. Available: <https://ebtke.esdm.go.id/post/2021/04/09/2838/forum.kehumasan.dewan.energi.nasional.menuju.bauran.energi.nasional.tahun.2025>.
- [3]. "Direktorat Jenderal EBTKE - Kementerian ESDM," esdm.go.id, 2021. <https://ebtke.esdm.go.id/post/2021/09/02/2952/indonesia.kaya.energi.surya.pemanfaatan.listriktenaga.surya.oleh.masyarakat.tidak.boleh.ditunda>.
- [4]. Berita Universitas Pertamina, "Potensi Energi Surya Indonesia Capai 207,8 Giga Watt, Kapasitas Terpasang Baru 200,1 Mega Watt," 2022. [Online]. Available: <https://universitaspertamina.ac.id/berita/detail/potensi-energi-surya-indonesia-capai-2078-giga-watt-kapasitas-terpasang-baru-2001-mega-watt>.

- [5]. N. Hatziaargyriou, H. Asano, R. Irvani and C. Marnay, "Microgrids," in *IEEE Power and Energy Magazine*, vol. 5, no. 4, pp. 78-94, July-Aug. 2007.
- [6]. D. Kumar, F. Zare, and A. Ghosh, "DC Microgrid Technology: System Architectures, AC Grid Interfaces, Grounding Schemes, Power Quality, Communication Networks, Applications, and Standardizations Aspects," *IEEE Access*, vol. 5, no. c, pp. 12230–12256, 2017, doi: 10.1109/ACCESS.2017.2705914.
- [7]. T. Ardriani et al., "A dc microgrid system for powering remote areas," *Energies*, vol. 14, no. 2, 2021, doi: 10.3390/en14020493.
- [8]. M. H. S. M. Haram, J. W. Lee, G. Ramasamy, E. E. Ngu, S. P. Thiagarajah, and Y. H. Lee, "Feasibility of utilising second life EV batteries: Applications, lifespan, economics, environmental impact, assessment, and challenges," *Alexandria Eng. J.*, vol. 60, no. 5, pp. 4517–4536, 2021, doi: 10.1016/j.aej.2021.03.021.
- [9]. A. Von Jouanne and P. N. Enjeti, "Design Considerations for an Inverter Output Filter to Mitigate the Effects of Long Motor Leads in ASD Applications," *IEEE Trans. Ind. Appl.*, vol. 33, no. 5, pp. 1138–1145, 1997.
- [10]. C. Pan and C. Lai, "A High-Efficiency High Step-Up Converter with Low Switch Voltage Stress for Fuel-Cell System Applications," *IEEE Transactions on Industrial Electronics*, vol. 57, no. 6, pp. 1998–2006, June 2010.
- [11]. Qian L, Liang c, Jian W, Rui M, Dongdong Z, Fei G "An Improved Floating Interleaved Boost Converter With th Zero-Ripple Input Current for Fue Cell Applications," *IEEE Trans On Energy Conversion*, Vol. 34, No. 4, December 2019.
- [12]. Joseph, A. Daniel, and A. Unnikrishnan, "Interleaved CUK converter with improved transient performance and reduced current ripple," *The Journal of Engineering*, 2017, Vol. 2017, Iss. 7, pp. 362–369.
- [13]. Y. Gu and D. Zhang, "Interleaved Boost converter with ripple cancellation," *IEEE Trans. Power Electron.*, 2013, 28, (8), pp. 3860–3869.
- [14]. K. D. Joseph, A. E. Daniel, and A. Unnikrishnan, "Interleaved CUK Converter with reduced switch current," *Int. Conf. on Power, Instrumentation Control and Computing*, 2018, pp. 1-6.
- [15]. Jih-Sheng Lai and Fang Zheng Peng, "Multilevel converters-a new breed of power converters," in *IEEE Transactions on Industry Applications*, vol. 32, no. 3, pp. 509-517, May-June 1996, doi: 10.1109/28.502161.
- [16]. X. Zhang and T. C. Green, "The Modular Multilevel Converter for High Step-Up Ratio DC–DC Conversion," in *IEEE Transactions on Industrial Electronics*, vol. 62, no. 8, pp. 4925-4936, Aug. 2015, doi: 10.1109/TIE.2015.2393846.
- [17]. S. Du, B. Wu, K. Tian, D. Xu and N. R. Zargari, "A Novel Medium-Voltage Modular Multilevel DC–DC Converter," in *IEEE Transactions on Industrial Electronics*, vol. 63, no. 12, pp. 7939-7949, Dec. 2016, doi: 10.1109/TIE.2016.2542130.
- [18]. H. You and X. Cai, "Stepped Two-Level Operation of Nonisolated Modular DC/DC Converter Applied in High-Voltage DC Grid," in *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 6, no. 3, pp. 1540-1552, Sept. 2018, doi: 10.1109/JESTPE.2017.2784426.
- [19]. Dahono, A., Rizqian, A. and Dahono, P.A., 2020. A modified Cuk DC-DC converter for DC microgrid systems. *TELKOMNIKA*, 18(6), pp.3247-3257.
- [20]. Dahono, P.A. and Dahono, A., 2020, October. A Family of Modular Multilevel Bidirectional DC-DC Converters for High Voltage-Ratio and Low-Ripple Applications. In *2020 IEEE Energy Conversion Congress and Exposition (ECCE)* (pp. 3934-3940). IEEE.
- [21]. Hamar, J.; Funato, H. ; Ogasawara, S. et al. / Multimedia based E-learning tools for dynamic modeling of DC-DC converters. 2005 *IEEE International Conference on Industrial Technology, ICIT 2005*. Vol. 2005 2005. pp. 17-22.
- [22]. Azmi, M.R., Dahono, A., Ilman, S.M., Rizqian, A. and Dahono, P.A., 2021. A Control Method for Modified Bidirectional Cuk DC-DC Converter. *Frontier Energy System and Power Engineering*, 3(1), pp.10-19.

- [23]. Assidiq, A.R., Dahono, A., Rizqiawan, A., Furqani, J., 2024. High Ratio DC-DC Converter Based on Cascade Modified Cuk Converter Topology. *e-Prime – Advances in Electrical Engineering, Electronics, and Energy*, Vol 9, Sept. 2024, doi: 10.1016/j.prime.2024.100654.



Anam Rais Assidiq was born in Cilacap, Central Java, Indonesia, in 2000. He completed his B.Sc. and M.Sc. degree in Electrical Power Engineering at Bandung Institute of Technology, Bandung - Indonesia in 2022. He was a Teaching Assistant at the Electrical Energy Conversion Research Laboratory (LPKEE). His research interests include power converters and renewable energy power plant.



Asep Muchtar Zaelani was born on April 21st 2001 in Ciamis, West Java, Indonesia. He completed his B.Sc. degree in Electrical Power Engineering at Bandung Institute of Technology, Indonesia in 2023. He is currently working as an electrical engineer in one of EPC company specilized in solar energy industry in Indonesia. His current research interests include power converters and renewable energy power plant.



Andriazis Dahono was born in Bandung, Indonesia, in 1994. He received the B.Sc. Engineering degree in Electrical Engineering from the Institut Teknologi Sepuluh Nopember, Surabaya, Indonesia, in 2018. His fields of research are power electronics and power systems. He is a recipient of the Korea Midland Power Company Scholarships. At present, he is a graduate student at the Institute of Technology Bandung, Indonesia.



Jihad Furqani was born in Malang, East Java, Indonesia, in 1990. He received the B.Sc. degree in Electrical Power Engineering and the M.Sc. degree in Electrical Engineering from the Bandung Institute of Technology, in 2012 and 2013, respectively, and the Dr.Eng. degree in Electrical and Electronic Engineering from the Tokyo Institute of Technology, in 2019. He has been studying multilevel and multiphase motor drive, noise reduction in switched reluctance motor, power electronic converter for renewable energy application, and electric motor for vehicle application. Currently, he is a Lecturer in lectrical Power Engineering with the School of Electrical Engineering and Informatics, National Center for Sustainable Transportation Technology, and the Center for Instrument Technology and Automation, Bandung Institute of Technology. He received the IEEE Star Reviewer, in 2019.



Arwindra Rizqiawan received the B.Sc. and M.Sc. degrees from the Insitut Teknologi Bandung, Bandung, Indonesia, in 2006 and 2008, respectively, and a Dr. degree from the Shibaura Institute of Technology, Tokyo, Japan, in 2012, all in Electrical Engineering. He is currently serving as an Assistant Professor with the School of Electrical Engineering and Informatics, Institut Teknologi Bandung. He is currently a Certified Professional Engineer in Indonesia with the Institution of Engineers Indonesia and ASEAN Engineer by ASEAN Engineering Register. His research interests include power engineering, power electronics, and renewable energy.