A Current Controlled DEC-DTC Approach for QZSI-FED Five-Phase Induction Motor Drive System

Richa Pandey¹, Anup Kumar Panda² and Nishant Patnaik³

¹Dept. of EEE, MVGRCE, Vizianagaram, India, ²Dept. of EE, NIT Rourkela, Rourkela, India ³Dept. of EEE, ANITS, Visakhapatnam, India

Abstract: This paper basically proposes a current controlled dynamic evolution control (DEC) based direct torque control (DTC) approach for qZSI fed five-phase induction motor (IM) drive system. Since, multi-phase drives are applicable for special and sensitive application, supply disruption in the form of sag is a severe problem. A qZSI offers numerous advantages over conventional one, such as boosting the output DC voltage (V₀), utilising the shoot-through state of the inverter switches and avoids delay time between switches of inverter’s each leg. These advantages are utilized effectively in a controlled manner to efficiently sustain the operation of multi-phase IM drive even under voltage sag conditions. A non-linear control function, i.e. DEC based duty cycle “D” generation method is proposed to utilize the shoot-through state of qZSI, for output DC voltage (V₀) control, thus improving the torque and speed response of the drive. Also, the proposed control scheme plays a major role in source current harmonic reduction, thus maintaining the THD content and power factor at the supply end. An experimental analysis is carried out to justify the efficacy of the proposed current controlled DEC-DTC approach for qZSI fed five-phase IM drive.

Index Terms— DEC (Dynamic evolution control), DTC (Direct torque control), qZSI (quasi Z-source inverter), SVM (Space vector modulation).

1. Introduction

The ground-breaking progression in AC drive applications is mainly due to rise in performance and economic features of power electronic devices. The use of multi-phase drive system is one such important advancement in this area. They offer significant advantages such as their fault tolerant capability, high torque density, etc. over the conventional three-phase drives. Their noteworthy superiority over the conventional drive has forced the researchers to further explore its characteristics [1]-[4]. The use of power electronic converters has made their supply and control structure easily feasible. This aspect has made their use with obvious benefits in areas such as electric aircraft, ship propulsion systems, electric vehicles and electric traction system etc. [1], [4]-[6]. The most significant advantage offered by the multi-phase drive is its fault tolerant capability, which in turn is important for applications concerned with critical-safety [7]. Moreover, some distinct advantages are obtainable by multi-phase drives over three-phase like increase in torque density, reduced torque pulsations, enhanced noise characteristics etc. [3], [8].

These multi-phase drives are necessarily supplied and governed through a power converter as the ac power supply accessible is typically of three-phase nature. Thus, based on the specific machine phases, relevant power converter, i.e. inverter is implemented with respective legs. This inverter fed machine drive results in substantial harmonics in the source current, thereby hampering the power factor at the supply end and voltage profile for other connected loads. The multi-phase drive find itself suitable for critical areas, due to its higher power management capacity under fault state and therefore are more susceptible to any disruption from the source. The issues associated with an AC drive system are linked from both ends, i.e. source side and load side, one side getting affected due to the other. One of the problem is effects on machine drive performance due to supply variations and second is pollution of source end in the form of

Received: November 25th, 2018. Accepted: June 3rd, 2020
DOI: 10.15676/ijeei.2020.12.2.13
severe injection of current harmonics, thus affecting the voltage profile and results in reduction of power factor. These issues can be addressed with the proposed CC-DEC based qZSI (quasi Z-Source Inverter) fed drive system. Thus, performance of a qZSI fed multi-phase drive as discussed in this paper, is not only suitable for application in a non-ideal supply environment, but also avoids their contribution in electric pollution and improves the power factor.

A ZSI (Z source inverter) is a suitable front-end power converter for AC drive applications as compared to conventional converters [16]-[21]. A ZSI has several advantages like eliminating shoot-through phenomenon, endures voltage disruption from the source, increases the efficiency and system reliability, sustains the system voltage, etc. The configuration of ZSI is possible in different ways, conditional to their application for motor drive [16]. From all the topologies available, a qZSI (quasi ZSI) is more promising due to benefits such as components with lower rating, common-mode noise reduction, input current of continuous nature etc. [16], [17].

A ZSI based drive system typically comprises of two inter-related control structures as their control configuration. One is the duty cycle (D) control for non-shoot through and shoot-through states of inverter and other is the motor control structure. The performance control configuration of AC drives mostly involves FOC (field oriented control) or DTC (direct torque control) for three-phase or multi-phase machines. Nevertheless, DTC is a more prevalent and broadly accepted alternative due to several reasons, as observed by the researchers [22]-[27].

In view of non-linearities and uncertainties and being introduced from both load end and supply end (motor-load system), In this paper, a DEC (Dynamic evolution control) approach is proposed in this paper for simultaneous control of DC voltage available for inverter configuration and THD reduction of source current. The DEC approach proves to be an effective technique that can be used under transient conditions for the minimization of errors and for the precise control [28]. This technique effectively controls and boosts DC voltage when implemented for PFC converter [29]. Henceforth, a duty cycle algorithm is formulated built on DEC method for this particular arrangement and working conditions of qZSI. The produced duty cycle is unified along with DTC for proposed qZSI fed five-phase induction motor drive system. The proposed drive system is analyzed for its effectiveness under conditions of voltage sag and voltage interruption. The drive system is analyzed with experimental prototype for voltage sag condition and simulation analysis is carried out for interruption condition.

2. Quasi Z Source Inverter (qZSI)

Figure 1 illustrates the qZSI implemented in the proposed system. The qZSI comprises of a two level five-phase inverter with IGBT as a switching device and a Z network. This Z network is a combination of various circuit elements, i.e. inductor, capacitor and diode. Figure 2 depicts two modes of operation for qZSI. Analogous to the conventional voltage source inverter (VSI) operating states, i.e. six active and two zero states, Figure. 2(a) illustrates the qZSI non shoot-through state. When observed from the input side, it can be expressed as a current source at the output. The non-operating and unnecessary state of VSI (same leg switches being ON at the same time) is illustrated in Figure. 2(b), as the non-shoot through state of qZSI. When observed from input end, it appears as a short circuit at the output. This shoot-through state is conceptualized with the help of Z network existing before the inverter switch combination. Consequently, this results in boost of output DC voltage ($V_0$) and aids in eluding the deliberation of dead time introduction between switching of same leg switches. Therefore, the reliability of the system escalates greatly, owed to this supplementary shoot-through operation mode.
The peak DC output voltage available for inverter bridge is given as:

\[ V_{\text{qZSI, max}} = \frac{1}{1+2D} V_{\text{in}} = G V_{\text{in}} \]  

where \( G \) is the Gain Factor.

Eq. (1) clearly indicates that qZSI is appropriately useful considering large deviation of voltage at supply side since it helps in realizing buck or boost operation of input voltage, accordingly. Consequently, it is also useful with external autonomous sources (usually that provides DC supply) such as fuel cell, photo-voltaic cell, etc. Moreover, there are few exclusive features of qZSI such as continuous input current, no control action requirement in Z network (as no control switch in Z network) and mutual terminal among source and inverter thereby, decreasing the electromagnetic interference. These qualities of qZSI are useful for such systems.

3. Proposed Duty cycle estimation of “shoot-through-state” for qZSI using DEC algorithm

A. Dynamic characteristic equation based on qZSI

Referring Figure 2(a), considering non-shoot-through state, equations for voltage and current are given as [16]:

\[ C_1 \frac{di_{L1}}{dt} = i_{L1} - i_o \]  
\[ C_2 \frac{di_{L2}}{dt} = i_{L2} - i_o \]  

Here \( i_{L1}, i_{L2}, \) and \( i_o \) are respective currents flowing through Z network inductors \( L_1, L_2 \) and DC-link.

\( v_{C1} \) and \( v_{C2} \) are the voltages across capacitor \( C_1 \) and \( C_2 \) respectively.

\( V_{\text{in}} \) is the voltage offered at the input end of qZSI.

Similarly, from Figure 2(b) voltage and current equations for shoot-through state are given as:

\[ C_1 \frac{di_{L1}}{dt} = -i_{L2} \]
From eq. (2) and (3)

Assuming “T” as the total time period, say “T_ST” is the period of shoot-through and “T_NST” is the period of non-shoot-through state. Henceforth, T = T_ST + T_NST and the duty cycle can be given as:

\[
L_1 \\
C_1 \\
ic_2 \\
iL2 \\
VL1 \\
Vin \\
VC2 \\
Vdiode \\
VC1 \\
VDC \\
IDC \\
L1 \\
L2
\]

\[
T = T_{ST} + T_{NST}
\]

From eq. (15) and (16),

Thus, the duty cycle “D” is expressed in the dynamic characteristic equation as:

\[
D = \frac{T_{NST}}{T}
\]

Since, eq. (2) and eq. (3) relates to non-shoot-through and shoot-through state correspondingly, these equations are revised as:

\[
T_{NST} \left( \frac{dV_{L1}}{dt} + \frac{dV_{L2}}{dt} \right) = (i_{L1} + i_{L2} - 2i_0)T_{NST}
\]

\[
T_{ST} \left( \frac{dV_{L1}}{dt} + \frac{dV_{L2}}{dt} \right) = -T_{ST}(i_{L1} + i_{L2})
\]

Thus, the duty cycle “D” is expressed in the dynamic characteristic equation as:

\[
D = \frac{1}{2} \left( \frac{(C_1 \frac{dV_{L1}}{dt} + C_2 \frac{dV_{L2}}{dt})-(i_{L1}+i_{L2})+2i_0}{(i_{L1}+i_{L2})+i_0} \right)
\]

B. Derivation of duty cycle “D” expression using DEC algorithm

The error-state variable \( Y \) and current error variable \( i_{LLEF} \) are related in a linear manner as:

\[
Y = ki_{LLEF}
\]

Where \( k \) is termed as positive coefficient. Also, \( i_{LLEF} = i_{LLEF, ref} - i_{L1} \)

Assuming, an exponential track to be a function of the evolution path, the error-state variable \( Y \) diminishes to zero as:

\[
Y = Y_o e^{-mt}
\]
Here, initial value is stated as \( Y_0 \) and \( m \) is the system design variable (\( m \) controls the rate of evolution) also, \( m > 0 \).

When eq. (20) is differentiated, we get:

\[
\frac{dt}{dt} + mY = 0 \tag{13}
\]

The error-state variable \( Y \) is substituted from eq. (12) to eq. (13):

\[
k \frac{dl_{1,er}}{dt} + mkI_{1,er} = 0 \tag{14}
\]

\[
k \frac{dl_{2,er}}{dt} + (mk - 1)I_{2,er} + I_{2,ref} = I_{2} \tag{15}
\]

From eq. (10) and eq. (15), the duty cycle “\( D \)” of shoot-through state is obtained for qZSI.

“\( D \)” is then unified with SVM for producing switching pulse, to be given to qZSI.

4. Control implementation for five-phase IM using DEC-DTC technique

The DTC algorithm is quite popular and extensively adopted method of governing high performance drives. The research fraternity have well taken note of its various benefits and importance over other techniques. Also, for multiphase drives, DTC method suffice an ease of applicability. The generated duty cycle “\( D \)” is suitably unified with space vector modulation (SVM) scheme of DTC [15]. Various SVM algorithms are established in [13] in reference to five-phase qZSI, amongst which SVQ5 is chosen in the proposed work, as is stated to be superior than others. Depending on the required DC output voltage (\( V_o \)) and the switching time period (\( T \)), the shoot-through application on each leg of five-phase inverter is realized. In this paper, the SVM algorithm is realized by accomplishing switching among two active and two zero vectors for precise duration in a particular sector.

Among ten switches of five-phase inverter, the shoot-through existing time is distributed alike for individual switching duration. Furthermore, for upper and lower set of switches, similar partition of shoot-through duration is retained. Figure 3 illustrates the switching behavior for a particular sector (sector 1). The switching behavior for upper and lower switches are \( S_1, S_2, S_4, S_5 \) and \( S_1', S_2', S_4', S_5' \) respectively. The shoot-through time duration is assumed same as average zero vector time duration. The voltage and current waveform will be disturbed if the shoot-through duration is higher than the zero vector time duration, upsetting the performance of the drive system. Therefore, for one switching cycle for sector 1, the maximum value of shoot-through duty ratio is expressed as [15]:

![Figure 3 Switching sequence pattern for conventional inverter and qZSI](image-url)
The block diagram of DEC-DTC based controller for qZSI fed five-phase IM drive is depicted in Figure 4. The torque and flux are calculated by using the fed back quantities of stator voltage and current. Moreover, these fed back signals are also used for sector selection ($\theta_S$).

Reference torque and flux signals are equated with the assessed torque and flux values. The torque and flux error signals are given to two-level and three-level flux and torque hysteresis controller, correspondingly. Based on DEC algorithm, the duty cycle “D” is estimated as shown in the previous section. Depending on the value of “D” and based on SVQ5, the shoot-through duration is realized in all legs of the inverter. Henceforth, from the switching table gate switching signals ($G_1$-$G_{10}$) are produced and applied to IGBT switches of qZSI.

4. Result Analysis

An experimental investigation of the qZSI fed five-phase IM drive is carried out to investigate the efficacy of proposed CC-DEC based DTC-SVM control. The performance of proposed drive system is analyzed considering source voltage sag condition, thus emphasizing the inherent voltage boost capability of qZSI and observing the power factor improvement at the supply end in response to the application of current controlled DEC scheme for qZSI. The proposed drive system is helpful for such applications which predominantly depends on continuous power supply, along with an appropriate boost in offered DC voltage.

4.1. Experimental analysis

Figure 5 illustrates the experimental configuration for the drive system under consideration. The controlled qZSI system supplies the five-phase IM and load. Load set comprises of a DC generator with a resistive load. Two Semikron manufactured IGBT based three-phase inverter and the Z-network setup constitutes the qZSI arrangement. A five-phase inverter is realized by unifying three legs of one inverter (Inverter-1) and two legs of second inverter (Inverter-2). These inverters contain IGBT modules-SKM75GB123D and IGBT drivers-SKHI 22AR. Three-phase supply is given through three-phase autotransformer to a diode-bridge three-phase rectifier (part of inverter module).
A Current Controlled DEC-DTC Approach for QZSI-FED Five-Phase

The Z-network arrangement is supplied from the rectifier output DC-link voltage. Thereafter, the Z-network DC output voltage is given to the inverter part of qZSI system. The five-phase input for the five-phase IM is supplied from three output terminals of one inverter (Inverter-1) and two from the second inverter (Inverter-2). dSPACE 1103 is used to implement the controller for the qZSI system as depicted in Figure 5. Hall effect current and voltage transducers, i.e. LA 55-P and LEM LV 25-P are used to sense the stator phase voltage and currents, correspondingly. A voltage probe is used to sense the Z-network DC output voltage. A speed encoder is utilized to detect the motor speed coupled between IM and DC generator. The analog sensed signals are given to the connector panel CP1103 through ADC (Analog to Digital Converter) channels. The proposed CC-DEC based DTC technique is realized with Simulink and the switching signals so produced are sent through CP1103, to the drivers of IGBT switches of inverter. TABLE I illustrates the experimental parameters.

Table 1. Experimental Parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rated power</td>
<td>745 W</td>
</tr>
<tr>
<td>Rated phase-voltage</td>
<td>RMS 230 V, f = 50 Hz</td>
</tr>
<tr>
<td>Rated current</td>
<td>1.75 A</td>
</tr>
<tr>
<td>Rated torque</td>
<td>4.8 N·m</td>
</tr>
<tr>
<td>Rated speed</td>
<td>1480 rpm</td>
</tr>
<tr>
<td>Pair of poles (P)</td>
<td>2</td>
</tr>
<tr>
<td>Stator resistance (r_s)</td>
<td>0.8 Ω</td>
</tr>
<tr>
<td>Rotor resistance (r_r)</td>
<td>0.6 Ω</td>
</tr>
<tr>
<td>Self inductance of stator (L_s)</td>
<td>2.5 mH</td>
</tr>
<tr>
<td>Self inductance of rotor (L_r)</td>
<td>2.5 mH</td>
</tr>
<tr>
<td>Mutual inductance L_m</td>
<td>151 mH</td>
</tr>
<tr>
<td>Inertia of rotor (J)</td>
<td>0.046 kg/m²</td>
</tr>
<tr>
<td>L1, L2</td>
<td>2.6 mH</td>
</tr>
<tr>
<td>C1, C2</td>
<td>2000 µF</td>
</tr>
<tr>
<td>Voltage boost factor</td>
<td>1.45</td>
</tr>
<tr>
<td>Frequency of switching</td>
<td>10 kHz</td>
</tr>
</tbody>
</table>

Figure 5. Experimental setup for proposed DEC-DTC based qZSI fed five-phase IM drive
1. Voltage sag condition

A source voltage sag condition is considered for the experimental analysis. Depending on the fault, a voltage sag can be categorized into different types, amongst whom type-C is observed as the most affecting sag condition [9]. Henceforth, the performance of proposed five-phase induction motor drive system is investigated for the C-type voltage sag condition.

![DC-link voltage](image1)

a. DC-link voltage

![Estimated Torque](image2)

b. Estimated Torque

![Estimated speed](image3)

c. Estimated speed

Figure 6. Five-phase IM drive performance characteristic considering voltage sag condition with DTC based conventional inverter
The response for conventional inverter and qZSI, considering type-C voltage sag condition are shown in Figure 6 and Figure 7 respectively. Figure 6(a) shows the waveform for DC-link voltage (VO) in case of conventional inverter. The voltage sag results in around 25% reduction in DC-link voltage. Also, a drop of around 20% is registered in the motor torque (Te) as shown in Figure 6(b). This clearly indicates that voltage sag thus affects the motor response quite evidently. The motor speed (ωo) also reduces by around 20% as shown in Figure 6(c) due to the sag phenomena. The DC-link voltage (VO) for qZSI, controlled with proposed CC-DEC based DTC-SVM, is shown in Figure 7(a). The DC-link voltage is sustained at its set...
reference value even under sag condition as evident from the waveform. Figure 7(b) clearly indicates the torque (Te) to be maintained constant. Furthermore, the speed response (ωr) of the motor is also sustained at its rated value after the sag condition as illustrated in Figure 7(c).

A relative analysis is illustrated in TABLE II with the inferred deductions observed from the results. The impact of voltage sag condition on motor drive is quite severe, somewhat to a higher extent with conventional inverter, as observed from the comparison. Therefore, the suggested CC-DEC based DTC technique for qZSI fed five-phase IM drive is observed to be fairly promising under voltage sag condition.

### Table 2. Comparative Performance Analysis under SAG Condition

<table>
<thead>
<tr>
<th>PERFORMANCE PARAMETER</th>
<th>CONVENTIONAL INVERTER</th>
<th>QUASI-Z SOURCE INVERTER WITH PROPOSED CONTROLLER</th>
</tr>
</thead>
<tbody>
<tr>
<td>OUTPUT DC VOLTAGE (V₀)</td>
<td>Reduced and settled at 25 % after 0.5 s</td>
<td>Settles at the same value after 0.4 s</td>
</tr>
<tr>
<td>ESTIMATED TORQUE (Tₑ)</td>
<td>Reduced and settled at 20 % after 0.1 s</td>
<td>Response is similar after 0.5 s</td>
</tr>
<tr>
<td>MOTOR SPEED (ωᵣ)</td>
<td>Reduced and settled at 20 % after 0.125 s</td>
<td>No change observed</td>
</tr>
</tbody>
</table>

![a. DC-link voltage](image1.png)

Figure 8. Five-phase IM drive performance characteristic considering voltage sag condition with PI-DTC based qZSI
Moreover, response of the drive system for voltage sag condition is observed using PI controllers for output DC voltage control (VO), i.e. PI-DTC. After a transient period of 0.8 s as shown in Figure 8(a), the DC voltage (VO) settles at the set reference. A reduction of 25% is observed in the estimated torque (Te), that exist for a transient period of 0.5 s as shown in Figure 8(b). The speed response is observed to be similar to that achieved for proposed DEC-DTC configuration. Thus, the response obtained by using DEC under voltage sag condition is better as compared to that of PI controller.

2. Current Harmonic and Power Factor response at the supply end

<table>
<thead>
<tr>
<th>Normal Mode</th>
<th>Power Inverter</th>
<th>Scaling: inverter</th>
<th>Line currents</th>
<th>Power Factor</th>
</tr>
</thead>
<tbody>
<tr>
<td>Innom3</td>
<td>108.23 V</td>
<td>0.94</td>
<td>1.00</td>
<td>1.00</td>
</tr>
<tr>
<td>Innom2</td>
<td>80.12 V</td>
<td>0.92</td>
<td>1.00</td>
<td>1.00</td>
</tr>
<tr>
<td>Innom1</td>
<td>50.12 V</td>
<td>0.88</td>
<td>1.00</td>
<td>1.00</td>
</tr>
<tr>
<td>Innom0</td>
<td>40.01 V</td>
<td>0.78</td>
<td>1.00</td>
<td>1.00</td>
</tr>
</tbody>
</table>

2.1 with conventional inverter and DTC approach

2.2 with qZSI and PI-DTC approach

2.3 with qZSI and CC-DEC based DTC approach

Figure 9 Power Analyzer results at the source
The prime focus of the proposed CC-DEC control approach is to maintain the THD (Total harmonic distortion) and power factor at the source end, thus avoiding the drives contribution in power quality deterioration and helping to maintain the voltage profile for other connected loads. The effect of using different configuration and control approach is observed by using a power analyzer equipment at the three-phase source side, i.e. at the input end of three-phase diode rectifier. It indicates the voltage ($U_{\text{rms}}$), current ($I_{\text{rms}}$), apparent power ($S$), active power ($P$), reactive power ($Q$), power factor ($\lambda$) and THD content ($I_{\text{thd}}$) of each of the three phases as shown in Figure 9. One of the three-phases is considered for these measurements and observations for three specific condition of the five-phase drive system, i.e. one with conventional inverter and DTC approach, other two for the same qZSI system with PI-DTC approach and proposed CC-DEC based DTC approach. All the observations are made for a fixed loading condition and fixed input per phase voltage of 100 V (RMS).

Figure 9(a) indicates the source end parameters with conventional inverter configuration where the current THD content is very high (around 71%) which creates a lot of distortion at the supply side and also greatly contributes in reduction of power factor (around 0.54). The source end parameters with qZSI configuration based on PI-DTC approach is shown in Figure 9(b). It shows that the current THD content reduces to around 23% and power factor improves to 0.56. Figure 9(c) illustrates the effect of proposed CC-DEC approach with current THD reduced to 12% and power factor further improved to around 0.68. This clearly indicates the effectiveness of the proposed approach with qZSI configuration for the source side in terms of harmonic reduction and power factor improvement along with the improvement in drives performance.

5. Conclusion

An experimental analysis of current controlled DEC–DTC based qZSI fed five-phase IM drive is presented in this paper. Since, these sag situations are highly vulnerable for a sensitive application, which is mostly the applicable zone of multi-phase drives, it results in heavy impact from financial and performance aspects. A DEC based duty cycle “D” estimation technique is proposed for designing of qZSI controller. Centered on mathematical model of qZSI and DEC based error diminishing concept, the equation for duty cycle “D” is developed. This duty cycle is then combined with SVM of DTC, in order to implement the proposed control concept for five-phase IM. An experimental investigation is carried out for five-phase drive in the form of a comparative investigation amongst DTC with conventional inverter, PI-DTC with qZSI and proposed current controlled DEC-DTC based qZSI under voltage sag condition. The results of proposed control implementation for five-phase IM drive system, is observed to be much better, in reference to output DC-voltage, torque and speed, as illustrated through results. Also, source current THD reduction from 71% to 12% and power factor improvement at the supply end is observed from 0.54 to 0.68 with the proposed controller, using a power analyzer device. Thus, experimental analysis exhibits a reliable and impressive approach for effective functioning of five-phase IM drive with reduction in its power quality polluting impact on the supply side.

6. References


[16]. Y Liu et al., Impedance source power electronic converters, John Wiley and Sons, 2016.


Richa Pandey received the B.E in Electrical Engineering from CCET, Bhilai, India and M.E in Power Electronics, CCET, Bhilai, India in 2010 and 2013 respectively. She is currently pursuing Ph.D. in National Institute of Technology Rourkela, India. Her current research area includes multi-phase machine drives and multi-level inverter.

Anup Kumar Panda received the B.Tech in Electrical Engineering from Sambalpur University, India, M.Tech in Power Electronics and Drives from Indian Institute of Technology, Kharagpur, India and Ph.D from Utkal University in 1987, 1993 and 2001 respectively. In 1990 he joined as a lecturer in IGIT, Sarang, served there for eleven years and then in January 2001 joined National Institute of Technology, Rourkela as an Assistant Professor and currently continuing as a Professor in the Department of Electrical Engineering, National Institute of Technology Rourkela. He has published over hundred articles in journals and conferences. He has completed two MHRD projects and one NaMPET project. Guided seven Ph.D. scholars and presently guiding ten scholars in the area of Power Electronics & Drives. He is a Fellow of Institute of Engineering and Technology UK, Institute of Engineers India and Institute of Electronics and Telecommunication Engineering. He is also a senior member of IEEE USA.
His research interest includes Design of high frequency power conversion circuits and Applications of Soft Computing Techniques, improvement in Multilevel Converter Topology, Power Factor Improvement, Power quality Improvement in power system and Electric drives.

Nishant Patnaik received the B.Tech in Electrical Engineering from BIT Durg, India and M.Tech in Power Electronics and Drives from Kalinga Institute of Industrial Technology, Bhubaneswar, India in 2006 and 2009 respectively. He completed his Ph.D from National Institute of Technology Rourkela, India in 2017. He has published several articles in reputed journals and conferences. His current research includes power quality improvement and application of power electronics with non-conventional energy sources.