



## Low Power Designs of Current Steered DACs in CMOS Process: A Review

Zeti Mazlanna Binti Mazlan, Jubayer Jalil, Mamun Bin Ibne Reaz, and Fazida Hanim Hashim

Department of Electrical, Electronic and Systems Engineering, Universiti Kebangsaan Malaysia, 43600 UKM, Bangi, Selangor, Malaysia.

*Abstract:* Low power design has become popular nowadays because of development of improved data converters with high resolution in CMOS process. Electronic device manufacturers are competing each other to produce devices that can extend battery life, have inexpensive packaging and cooling systems as well as reduce the size. The objective of this paper is to review various low power designs in digital to analog converters (DAC). The methods used to reduce the power consumption are presented in details. We focused the designs in the segmentation current steering DACs, as most of the low power designs illustrated in literatures are based on this architecture. From this review, we find that triple segmented architecture and spike free switching can reduce the power consumption effectively. This review paper can be a reference for the researchers and engineers to develop low power CMOS DACs for various applications.

*Keywords:* Digital to analog converter, low power, segmentation, current steering, CMOS

### 1. Introduction

The rapid advancement in downscaling CMOS technologies, drive the device to portable, small size, high speed and consume low power [1-3]. Digital to Analog Converter (DAC), which converts the digital data to analog signal, has enormous applications in modern days. The digital signal is binary while analog signal is in forms of voltage and current. Digital to analog converter is commonly used in radio frequency identification (RFID) systems, signal processing, embedded application, industrial control systems such as in valves and waveform function generator. In television and mobile phone, the digital signal is converted to analog signal in sounds and images for human to recognize [4-9]. For embedded application, it is now used in medical applications for bio-implantable systems.

There are various types of DACs with their own advantages and disadvantages. The application of a DAC mainly depends on its performance parameters such as speed, output range, power supply requirement, resolution etc. [10]. The operation of existing DACs are based on power width modulator (pwm), sigma delta, binary weighted, R2R ladder, thermometer coded, cyclic DAC and hybrid DAC. Low power design of circuits are very important to extend the battery life, having inexpensive packaging and cooling systems as well as reduce the size.

The objective of this paper is to survey the low power designs of CMOS DAC for RF applications. Basically, there are three modes of circuit technology; voltage-mode, current-mode, and charge-redistribution mode, although charge-redistribution can be considered as voltage-mode as well. In a voltage mode DAC, the element values (and the signal carrier) are given by voltage levels as for example in a resistor-string that divides a voltage reference into a number of different voltage levels. With current-mode, the DAC elements (and the signal carrier) are given by currents, as for example switched current sources or resistors dividing a major current into weighted subcurrents. Finally, in charge-redistribution the DAC elements are given by capacitor values, and the operation of the DAC is given by a switched-capacitor technique (SC). Since the focus is set on high-speed applications, the current-mode DACs get much attention to the researchers [11].

Received: January 7<sup>th</sup>, 2014. Accepted: April 23<sup>rd</sup>, 2015

DOI: 10.15676/ijeel.2015.7.2.4

Most DAC designs utilizing current steering architecture to achieve high resolution and high speed with low power consumption [12-13]. Binary weighted current cell or unary decoded are steered to DAC output. This operation is relying on digital input code [14]. Its advantage is to drive resistive load without requirement of buffer. This make current steering as a suitable architecture for device requiring high resolution and high speed. Its ability is contributing by an array of matched current sources. [15]

Several architectures in the current steering are two stage, interpolated and segmentation [16]-[18]. Interpolating DACs use a pulse density conversion technique that allows for the use of a lower resolution DAC internally. The drawback of this architecture is high circuit complexity, large power consumption and low conversion data rate and therefore, used in very limited applications. On the other hand, segmentation is widely used for signal processing application because of its ability to reduce the area and simplify the decoding logic complexity. Segmentation is weighting the least significant bit (LSB) in unary sequences and most significant bit (MSB) in binary sequences. The common DAC is consisting both of these sequences or either of them. The advantageous in binary sequence is the area but it needs large margin in chip fabrication and least accuracy.

In unary sequences, it needs large area because of decoder consists of thermometer code. Larger die size is required and the layout becomes complicated. The conversion speed too becomes lower because of number of switches increases as  $2^n$ . Meanwhile it's advantageous is accuracy as variation between the bits are constant. Thus, in segmentation the advantageous in both sequences are combined to get better performance in speed, area and low power. The advantageous of binary and unary sequence are summarized in Table 1.

Table 1. Comparison between unary and binary

Binary	Unary
Small area	Larger die size
High speed	Conversion speed become lower
Low accuracy	High accuracy

The trend in lower the power consumption has been given full attention in technology nowadays. From Figure 1, we can see that the power dissipation has decreased over time. However there are trade off between the power, speed and area. The circuit design will not exactly to have low power consumption with high speed and small area at the same time. Two devices with same resolution and technology will have different power consumption and area. In segmentation, when we want to implement the MSB and LSB part, we need to consider the static and dynamic performance along with how complicated it will be implemented. So, it will involve trade off between them.




Figure 1. Power dissipation over time

When the size and density of chips as well as the systems are increasing, the important to provide adequate cooling will increase the systems cost and limit its functions. Techniques to reduce the power consumption of a design are therefore receiving more attention. The popularity of portable applications that prefer low power consumption to extend the battery lifetime, has added intensity to this quest. Examples of this can be found in the worlds of audio, video, and laptop computing.

**2. Power Consumption In Cmos**

Power consumption of CMOS consists of dynamic and static components. Dynamic power is consumed when transistors are switching, and static power is consumed regardless of transistor switching. Dynamic power consumption was previously (at 0.18μ technology and above) the single largest concern for low-power chip designers since dynamic power accounted for 90% or more of the total chip power. However, as the feature size shrinks, e.g., to 0.09μ and 0.065μ, static power has become a great challenge for current and future technologies. The dynamic power cannot be eliminated completely, because it is caused by the computing activity and it is still the major contributor to power consumption in CMOS circuits[19].

Power dissipation in a DAC is determined by the output impedance and drive-strength rather than architecture. Power in CMOS circuits is mainly consumed during the switching of the gates. Computing the dissipation of a complex gate is complicated by the  $f_{0 \rightarrow 1}$  factor, with  $f_{0 \rightarrow 1}$  the frequency of energy-consuming transitions (or 0 → 1 transitions for static CMOS) also called the switching activity. One concern is that the switching activity of a network is a function of the nature and the statistic of the input signals: If the input signals remain unchanged, no switching happens, and the dynamic power consumption is zero. On the other hand, rapidly changing signals provoke plenty of switching and hence dissipation. Other factors influencing the activity are the circuit style, the function to be implemented, and the overall network topology. The expression for the power consumption is

$$P_{dyn} = C_L V_{DD}^2 f_{0 \rightarrow 1} = C_L V_{DD}^2 P_{0 \rightarrow 1} f \tag{1}$$

where

$C_L$  = Load capacitance

In this paper, different topologies in low power DAC circuits will be reviewed. Methods to reduce the power consumption as well as various technologies which have been developed and utilized to enhance the performance of DAC will be discussed in details.

*Basic DAC Architecture*




Figure 2. Basic DAC Architecture

### 3. Segmentation Current Steering DAC

Most of the low power designs of DAC utilizing current steering architecture. The segmentation DAC is chosen because of its high speed operation and high resolution. But, they experience the process variation, current source mismatch, and synchronization of digital signals [20]. Current-steering DAC can be implemented with MOS-only components. Resistor-string or R-2R ladders are also very fast, but they require high-accuracy on-chip resistors. We will review the segmented consist of binary weighted and unary.

Figure 3 shows a basic configuration of segmented DAC. The paper describes a 10bit DAC [21]. They are two techniques used in this paper to reduce the integral linearity error (INL) and differential linearity error (DNL). INL is caused by error distributions of current sources while DNL caused by an off-axis drain-source implantation. The techniques are hierarchical symmetrical switching and the layout technique of current sources.

This paper introduced a new switching method based on hierarchical error cancellation for INL and a layout technique which suppresses the differential linearity error in DNL. The purpose of hierarchical symmetrical switching is to cancel the error distribution in INL by symmetrical switching. The graded and symmetrical errors are suppressed by this symmetrical switching method. For the new layout technique, the transistor is separated into two mirrored sub transistors joined in parallel. The sum of drain currents from both mirrored subtransistor contributing to the output of current source. This design too can decrease the parasitic capacitance. This architecture used current cell matrix. The 7 MSB are segmented to non-weighted current sources and the 3bit produced by weighted current sources. In this paper, PMOS is used in the current sources to get the output swing easily and have less drain current.




Figure 3. Segmentation DAC

The disadvantage of this design is it has high power consumption which is 170mW and requires large area. The active area is 1.56mm<sup>2</sup> while the chip size is 2.02mm x 1.87mm. However it contributes as a basic design to low power designs DAC later.

A 10bit DAC capable of getting small area and low power discussed in [22]. This design is for cell-based IC. To minimize power dissipation and area of current cell, it presented a method which considers the process difference.

Three configurations were considered by the author, they are switched capacitor, resistor string, and current cell [23-24]. Switched capacitor has high noise and resistor string is not easy to get low power and small area by just optimize the trade off. The advantage of current cell is, it has low impedance. This will make the design as the best choice for noise immunity.

The method used in this design is by reducing the gate area  $S_g$ , defined as  $W \times L$ , given the allowable current error, the cell current  $I_o$ , and relative errors, such as  $\Delta V_{th}$ ,  $\Delta W$  and  $\Delta L$ . From the equation (1.1) we can get which parameter reduce the  $S_g$ .

$$S_g = W_{\min} L_{\min} = \frac{4\Delta W\Delta L\left(\frac{\Delta W}{\Delta L} + Ar^2\right)}{ArK\beta^2} \quad (2)$$

where

$K_\beta$  = component caused by process variation

Ar = aspect ratio of the MOS transistor (W/L)

To ease the calculation,  $\Delta W = \Delta L$  in Equation (1.1) resulting  $S_g$  is minimum when  $Ar = 1$ . Another method is to reduce the current cell sufficiently during fabrication. The disadvantage of this design is cell current value is suppressed among current cells. Large current error produced when effective gate voltage ( $V_{gs} - V_{th}$ ) is reduced. Figure 4 shows the configuration of DAC.




Figure 4. DAC Configuration

The purpose of the design in [25] is to get low power consumption with small area and enhance the linearity. This paper used triple segmented combining matrix array-arrays of current sources and binary weighted. Sample-to-sample variations and temperature drifts produce full scale errors. So, a gain error compensating circuit is used to amend the full-scale errors. This design too, proved that the segmentation can be utilized in moveable communication product for intermediate operation range.

Note that this configuration is same as [21] but has triple segmented in order to get low power consumption. It consists of 10 bit D/A conversion cell, a biasing generator circuit, an internal output resistor  $R_L$  and an internal biasing resistor  $R_B$ . Switching technique in [21] is presented to enhance the linearity and lower the parameter difference.

10bit DAC with segmentation architecture is implemented in [26]. This design has same number for binary and unary bit which 5 bit is for MSB and 5 bit is LSB. This design is actually for high speed DAC because it can achieve 1GS/s Nyquist frequency. The high speed is achieved by technique implemented in decoder and switch driver. To reduce the area, the layout parasitic effect and the architecture of the design is studied. This design has power consumption with 110mW at 1 GHz clock has small area of 0.35mm<sup>2</sup>. Even though this circuit is successful to achieve a very high speed design but total power consumption is not relatively low which 110mW. However, the power consumption in digital part is just 6.2mW. Figure 5

shows the configuration of segmented DAC consists of thermometer decoder, switching matrix, dummy decoder, clock and latch.




Figure 5. DAC Configuration

A low power DAC for portable electronic is design in this paper [27]. To achieve low power consumption a current mirror with spike-free switching is presented. On the other hand, this current mirror too can improve the INL and DNL. Differential switch pair is used in current switch. To make MOS in operation, dummy load is put at difference side of differential switch. However, more power is consumed when the dummy load is put at difference side.

This design used a technique call spike-free switching implemented in current cell. Current cell output voltage is on fixed voltage level when current cell is off. This will prevent power dissipated in dummy load. Moreover, this design not implement any deglitch circuits. This leads to low power and does not use many components. This DAC consumes power at 2.5mW at voltage supply of 1.8V.




Figure 6. Two stage Configuration

Figure 6 shows the configuration of reviewed DAC. Current cell matrixes in three stages are suggested to keep the number of current cell minimum and simplify the column and row decoder. This is based on design proposed by Kuo and Wu[28]

The advantage of this design is it didn't have dummy load but changed with reference voltage,  $V_b$ . As discussed above, a spike free switching is introduced in Figure 7 to get low power consumption and turn-on time mechanism when needed. Reference voltage is used to steady the voltage oscillation.




Figure 7. Proposed spike-free current current mirror

In [23], the design has been proposed that has 14 bit resolution with low power consumption. To reduce the power consumption, a mixed voltage process method is used. The supply range is from 1.7V – 3.6V. Analog section will operate from higher voltage supply compared to digital section in mixed voltage process. This will make the output voltage compliance and swing will be larger.

Fundamental structure is shown in Figure 8. They are three categories in current supply for current steering. First categories is from digital and clock part and straight scales with data activity and sample frequency. The analog from full scale output current is in second and third categories. Finally, comes from bias circuits and bandgap reference. The advantage is, process and supply voltage scaling improvement can affect the power consumed in CMOS.

In this paper, several circuit techniques are introduced which produced larger output signal equivalent with AC distortion performance with power dissipation 10 times larger. One of them is the switch driver bias circuit shown in Figure 9. This design can be interfaced with different parts of signal series which need the output voltage of 1.2V with voltage supply of 3.3V. However, the disadvantage is current flows through output ignoring the applied digital input because of every current source is on.

Three major functional blocks are CMOS decode logic/clock/switch drivers, output current source array and analog bias blocks with band gap reference. Power consume in this design is 0.28mW for 3.3V supply voltage and 0.17mW for 1.8V supply voltage.




Figure 8. DAC Configuration




Figure 9. Switch driver bias circuit

The purpose of [29] is to design a 6 bit DAC together with a small die area with low power consumption. The design is used for WPAN transceivers. To enhance the dynamic performance, regulated cascode current sources and master-slave deglitch circuit are suggested. Deglitch circuit influences the rising and falling time of output signal. To minimize power and area, the function of deglitch is integrated inside edge triggered flip flop.

Glitch noise is caused by data skew and impedance lowering. It is important to minimize them because glitch is one of the sources in power consumption. A master slave deglitch circuit is suggested together with optimizing the current source switch size to decrease the data skew. Moreover by using this circuit, dynamic performance will be improved because glitch will degrade the dynamic performance.

Gate capacitances must be equal for every switches to reduce the difference slew rate and delay. W/L ratio is getting by switching current. To obtain the equal gate capacitance the switch size is made by controlling the length and width. To design the width and length, Equation of (3) is used which is from Equation (4) and (5).



$$C_{OX}(W_{MB}L_{SB}) = C_{OX}(W_{LSB}L_{SB}) \quad (3)$$

$$L_{SB} = \sqrt{I_{MSB}^2 \times 2^{I_{MSB}/I_{LSB}}} \quad (4)$$

$$W_{LSB} = \sqrt{W_{MSB}^2 \times 2^{-(I_{MSB}/I_{LSB})}} \quad (5)$$

Power consumption and area are connected to the segmentation. This is because number of logic gates to control the current sources is correlated to the segmentation. Furthermore, the linearity is also connected to segmentation.

Figure 10 shows the connectivity on the number of binary weighted bits for the segmented 6bit DAC. Hardware complexity decrease when binary bits increase but the linearity becoming bad. Therefore, when decide on segmentation, trade off between hardware complexity and linearity is needed.




Figure 10. Relation of power and area to number of bits




Figure 11. Master deglitch circuit

Differential output signal can be lowered when deglitch circuit controls the rising and falling time of the output signal. To minimize the power and area, a method is used by connecting the deglitch function inside the edge-triggered flip-flop, to get synchronization. Deglitch circuit method too has been implemented in [26]. Figure 11 shown the proposed master deglitch circuit.

In [30], the paper proposed 8 bit DAC which the aim is to obtain optimal performance with small area. The circuit is implemented into 6 MSB and 2 LSB sequences. Problems in latch-up, matching, and gradient induced error are look out by various techniques. To improve DNL and INL, current sources in current matrix need good matching. Layout structures called interdigitated commoncentroid layout have been introduced for current matrix to give good matching. Physical and electrical properties of current cells differ through the gradients of matrix. The INL performance is affected by the gradient errors. The arrangement of the rows and columns has been put in random order, as shown in Figure 12.




Figure 12. Randomization of the unit current cell matrix and the use of dummies

Latch up can happen in CMOS circuit. Some remedial protections are utilized in DAC layout to avoid latch up. Of them is kept NMOS and PMOS layout spacing larger than minimum gap. When spacing are kept larger, minority carrier injection can be reduce and assisting to avoid latch up [31].

Larger transistors can enhance the unit current cell- transconductance  $g_m$  of current source. However, parasitic capacitance will enlarge at the output node caused reducing the bandwidth of current cell and low frequency pole. Trade-off between the output impedance and the bandwidth of the current source will give the best possible size of transistors.




Figure 13. Biasing scheme of the MSB current cell matrix

The configuration of the unit current cell matrix of the MSB unary architecture is shown in Figure 13. Unit current cell matrix is separated to four quadrants. Every quadrant has 16 unit current cells and one current cell is unused in quadrant 2. To enhance DNL and INL, dividing the biasing of the main matrix into four quadrants is utilized. This DAC will be used in wireless telecommunication applications and the simulation shows this DAC consumes power consumption at 7.88 mW.

In [32], proposed design combines three different architectures to achieve low power and low area. It was observed that a trade-off exists between the area occupied by the design and the error associated with the linearity of the DAC. The disadvantage of this design is some compromise had to be done regarding INL and DNL because values are too high. Even though the author claims this design can reduce area, the circuit is too complex because three different architectures are combined which are symmetric current cell matrix, binary divided current cell, and binary weighted current cell. This circuit too has just moderate accuracy. The circuit implemented two-stage design matrix by Kim and Yoon to minimize the number of unit current sources required to build the thermometer decoded [33].

The advantage of this design is it uses 1.2 V as supply voltage. This meets the requirement of reducing power. The second requirement is met by using minimum transistors as possible to implement the design. However, in the design, minimum transistors are dominant in reducing the power than low supply voltage. The power consumption of this design is only 1.443 mW.




Figure 14. Deglitch latch

In [33], 5 bit current steering DAC with low power is presented for UWB transceivers. The segmented structure chosen in this design is to balance between the DNL error and complexity of the circuit. A bipolar current source cell consisting of both PMOS and NMOS transistors is employed to save the power consumption compared to other designs discussed which used NMOS or PMOS. In the design, the current source sizing and INL yield are two parameters that are important. Moreover, for synchronization of the control signals at the switch transistors, a de-glitch latch is utilized to decrease the clock feed through from the pass transistors [26], [35]. The Figure 14 shown is the deglitch circuit proposed.

Reconstruction filter is used to form the spectrum in wideband wireless communication systems. The high conversion rate is desired to ease the requirement of the filter. System clock is designed at 1.35 GHz to balance the complexity of the filter and power consumption. At maximum conversion of 1.5 GSPS, the DAC consumes 10.4 mW.

In [34], a small area and low power consumption current steering DAC with good linearity is suggested. Partially segmented DAC architecture is used to obtain these objectives. To achieve good linearity, common centroid layout and deglitch circuit are implemented in the current cell [26], [33], [35]. The design is for UWB communication system and needs to work in

GHz sampling frequency range with 8 to 10 bits resolution. Current mode is used because noise performances and speed are crucial than the range of output.

Technique of combining binary weighting for LSB together with segmentation in MSB is a good arrangement way between accuracy, dynamic performance, power consumption and chip size. Fully segmented is for Upper 6 bits and lower 4 bits are for binary weighted. 6 MSBs are separated into 2 groups and decoded by row and column decoders. 3 binary MSBs are converted to 7 thermometer codes by binary to thermometer decoders. Matrix cell decode is controlled row.

Timing mismatches between current reference switch controlling signals can produce glitch in output voltage. To prevent both two switches in the current source closed simultaneously, a glitch circuit is used. Crossing point of those two signals can be controlled when using this circuit. Signals can cross at lower value and avoid glitches when PMOS switches are used. This DAC utilizing partially segmented architecture consumes only 49.5mW with active chip areas is 2.21 mm<sup>2</sup>. The disadvantage of this design is that it has bigger area than previous discussed design. The power consumption is not relatively low.

In [36], a 10-bit is proposed a low power current steering DAC. To reduce power consumption, a new method called 4-D matrix structure of thermometer decoding has been used. This method is effective to reduce the area of digital section and design complexity.

Figure 15 shows the multisegmented architecture of proposed design. The input 10-bit binary code is divided into two smaller codes. For 2-bit LSB part, binary weighted strategy has been used. The 8-bit MSB part uses thermometer decoding but instead of using one single decoder it uses four 2-to-3 binary to thermometer decoders that occupy smaller area than former single decoder strategy. It can be shown that in a binary-to-thermometer decoder  $\beta$  bits increase in the input binary code, increases complexity, the number of control signals and power consumption with a factor of  $2\beta$ . The proposed DAC has the advantage of using a novel 4-D matrix structure instead of conventional row and column decoding strategy which leads to considerable reduction in power consumption, effective area of digital section and complexity of the design. For example for a 10-bit D/A converter with 9 bits using thermometer-coded and 1 bit binary weighted, has only 12 control signals. Another advantage of this design is considerable reduction in the number of cells, 255 cells compared to 511 cells of 3-DDAC. Four-corner simulations have been carried out at 1.7 MHz and 99 MHz frequency and simulation results show that the 10-bit DAC operates with power consumption of 51 mW.




Figure 15. DAC Configuration

In [37] a 10-bit DAC is presented. To produce low power consumption, two methods have been presented. First, is by switch driver power aware and second by a power optimized switch driver implementation. The first method is implemented in current cell. Moreover, routing related wiring capacitance is reduced by using a thermometer decoder which reduces power consumption. The advantages of this design is, it is successful to achieve low power

consumption which is only 27mW when converting near Nyquist rate at 1GS/s compared to [26]and[34].

A 2-D INL bounded switching technique is presented in 6 bit DAC [38]. 2-D current mismatches and timing synchronization error are reduced by the suggested current cell switching technique in row and column lines. The suggested area efficient deglitching circuit requires fewer transistors by 40% than the previous deglitching circuits [34]. To more improve the INL characteristic, INL bounded switching technique with greatest static performance in 1-D switching schemes is enhanced and transform to the 2-D. Spurious-free dynamic range (SFDR) performance degraded by the output dependent delay and the unsatisfactory synchronization of switch control signals. For clock synchronization and minimizing the timing error, a master-slave deglitching circuits are mostly applied [34-35]. This DAC consumes 11.9mW with low area of 0.11 mm<sup>2</sup> and SFDR of 40.8dB. This design has smaller area and low power consumption with high conversion rate.

4-channel 8 bit DAC is proposed in [39]. To reduce power consumption and for embedded application, filter called two-times interpolation filter with 4 channels' parallel inputs is attached to the DAC input. Pre-filtered high frequency distortions and improved sampling speed are determined by the interpolating filter. It is also used to certify sufficient Signal noise Ratio (SNR) of digital input. When embedded in the System on chip (SoC), this filter is build to the front of DAC as the link between DAC and digital baseband. In addition to that, double centroid current array layout is utilized to prevent systemic and graded errors. The advantage is the small area with just 0.66mm<sup>2</sup>. However this designed consumed power at 18mW at 650MS/s sample rate.

8 LSB and current cell 4 MSB segmentation is proposed in [40] to reduce die area and optimal operation of binary weighted current. The advantage of this design is, fully differential amplifier is used to reduce harmonic distortion, operate at low supply voltage and give differential voltage output. The scaled current is moved from the resistor ladder output into differential voltage output by FDA. To make the voltage level efficient, low pass filter is used to filter out noise at high frequency in other design. It is important in establish the operation of DAC such as its lenience to device parameter variation affected by the supply voltage, environmental temperature, and others. Bad synchronization of control signals caused the DAC dynamic performance to degrade. To overcome this problem, latches are used between current switches and control signals. This will make control signals turn up at the switches at the same time. This design is able to operate at 0.72V and the first design working at very low supply voltage. This design will be applied in a bio implantable system for medical applications.




Figure 16. Bipolar current sources

In [41], a 6 bit segmented architecture combined with the pseudo-thermometer structure is proposed to achieve a balance between the operating speed of the decoder and the current source

cell's area. Furthermore, the presented pseudo-thermometer structure enhances the DAC's dynamic performance. The bipolar current source cell and latch clock delay technique are adopted to reduce the power consumption [25]. A compact layout is also accomplished by employing the proposed compact de-glitch latch and the simple centroid switching scheme. The compact de-glitch latch presented in this study simplifies the conventional latch design and layout in [42]. Furthermore, this latch brings another advantage of reducing the capacitance after the pass transistors, and thus the required input signal strength to cut the power of the input buffers is reduced. The active area is just 0.0585mm<sup>2</sup> with 5.4mW power consumption. Figure 16 shows the bipolar current sources.

In [43], the author proposed switching technique and current cell design which can minimize the power consumption in 12 bit DAC. Switch is turned on by latch and signal in the next cell is activated. Latch controls the switch and source. Considerably amount of decreasing power consumption has been obtained when process of switch-on operate in individual. By implementing the sequential switch-on process in source similar with thermometer decoding, power can be reduced.

Increasing the number of bits produce a large amount of power consumed in cell array block. To overcome this problem, it is important to have cell operation that can minimize the power consumption. The advantage of this design is, the current cell has switch-on process when high state is selected by the matrix code in cell array. It is turned off when low logic state is selected. Compared to the normal differential switch and current cell source, every current sources are on state create current pass through to output without depending on the input. This process leads to increase the power consumption. In this design, it has achieved to reduce the power consumption 35% less than normal structure which is 14mW.

#### 4. Discussion

Ohm's law ( $V=IR$ ) describes the voltage output. Voltage output is related to current and load value. The die size and power dissipation will enhance when output current is increased. This is because to follow the reliability rules of electro migration. This rule indicates that increasing width of output and connection lines of each current source will increase the power dissipation and die size. By modify the output load value; output swing is amending to keep the similar cost and power. Thus, the current cells will operate within operating specification when the maximum range of voltage is not exceeded.

Circuit in [41] is similar with this design. In this suggested design, 3bit pseudo thermometer decoder used in [36] is utilized to enhance the dynamic performance and ease the current cell matching requirement for DNL given. To give enough output impedance and satisfy the static matching, current cell transistors must be designed appropriately.

$$(WL)_{min} = \frac{1}{2} \left[ A_{\beta}^2 + \frac{4A_{VT}^2}{(V_{GS}-V_T)^2} \right] \frac{\sigma(I)^2}{I} \quad (6)$$

with  $\frac{\sigma(I)^2}{I}$  as the relative LSB current source standard deviation.  $A_{\beta}$  and  $A_{VT}$  as the process parameters.

Switches that have minimum length can obtain low power consumption. Because of this, minimum lengths (W/L ratio of nMOS and pMOS) of switch transistors are designed as 0.3  $\mu\text{m}/0.1 \mu\text{m}$  and 0.9  $\mu\text{m}/0.1 \mu\text{m}$ . For easy realizing from the supply voltage, rail-to-rail switch control signals are applied. Master and slave latches are developed by the cascade latch as suggested in [36].

Furthermore, this cell will be used in rail-to-rail voltage-source applications and communication because cells DAC have high speed operation. Switching the cells and linking one of gain control resistors can enhance the step size of output voltage. It produces 8.32mW power consumption, with 6.4mV step size in 1.2V voltage supply.

The FOM is used to measure the performance of DACs as in Equation 1.6. Power, number of bits and sample rate are dependence to FOM. To compare designs that has been reviewed, these parameter will be given attention

$$\text{FOM} = \frac{\text{POWER}}{2^N \times \text{Sample rate}} \quad (7)$$

Method	Supply Voltage	Power	Area	Frequency Or Sampling rate	Remarks
Triple Segmented [25]	1.2V	1.443 mW	Not mention	5 MHz	to improve the linearity while minimizing the circuit area and gain error by compensating circuitry employed to correct for full-scale errors
Spike free Switching [27]	1.8V	2.5 mW	0.27 mm <sup>2</sup>	10 MHz	to improve the INL/DNL and reduce the power consumption of the high-speed current steering DAC
Deg glitch Circuit [34]	1.8V	49.5 mW	2.21 mm <sup>2</sup>	1.25 GHz	to exhibit good linearity
Bipolar current sources [43]	1.2V	5.4 mW	0.0585 mm <sup>2</sup>	2.7 GHz	To improve the DAC's dynamic performance, and employing the bipolar current source cell and latch clock delay technique reduce the power consumption in the analogue and digital parts

From the table provided, parameters involved in DAC are given. They are technology used, layer, resolution, DNL, INL, SFDR, sampling rate and voltage supply. From analysis, the lowest power consumption is 2.4mW in [25]. This design used triple segmented architecture to achieve low power consumption. The area of this design is relatively small which 0.45 mm<sup>2</sup> is. From the table, we can see that most of the design used 0.18μm technology with variety of layer. From the designs discussed above various methods to reduce the power consumption has been implemented. We found that authors of [26], [32], [35] have chosen deglitch circuit as a method to reduce the power consumption. From the table, designs with same resolution are compared. For 10 bit, the lowest power consumption is 2.4mW. While for 12 bit resolution design in [14] gets the lowest power consumption is 13.4mW. For 6 bit resolution, the lowest power consumption is achieved in [32] which is 1.443 mW. This design use triple segmented. From the table, designs in [24], [27], [41], [43] are the best designs with low power consumption and better performance compared to other designs. In addition to that, these designs too have advantage in smaller area. From Table 2, triple segmented and spike free switching contributed the lowest power consumption.

## 5. Conclusion

Various techniques to decrease the power consumption have been reviewed. One of the techniques to reduce the power consumption is to consider the process variation by reduce the size of current cell during fabrication. The second method is to implement triple segmented in the design. For low power consumption, spike-free switching is introduced in the current cell. Another method to minimize the power consumption is by mixed voltage process. However, this method requires adding calibration circuit and noise splitter. This will make the circuit complex. Combining three different architectures and used of deglitch circuit too is one of the method used to reduce the power consumption. However, based from the analysis of all the parameters, designs using triple segmented and spike free switching have low power consumption compared to others. In the future, design of DAC by combining these techniques can be implemented to achieve better low power designs.

## 6. References

- [1]. Y. K. Teh, F. Mohd-Yasin, F. Choong, M. I. Reaz and A. V. Kordesch, "Design and analysis of UHF micropower CMOS DTMOST rectifiers," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 56, no. 2, pp. 122-126, 2009.
- [2]. M. A. S. Bhuiyan, M. B. I. Reaz, J. Jalil, L. F. Rahman and T. G. Chang, "Design Trends in Fully Integrated 2.4 GHz CMOS SPDT Switches," *Current Nanoscience*, vol. 10, no. 3, pp. 334-343, 2014.
- [3]. M. A. B. T. Arifin, M. Mamun, M. A. S. Bhuiyan, and H. Husain, " Design of A Low Power and Wide Band True Single-Phase Clock Frequency Divider," *Australian Journal of Basic and Applied Sciences*, vol. 6, no. 7, pp. 73-79, 2012.
- [4]. L. F. Rahman, M. B. I. Reaz, M. A. Mohd. Ali, and M. Kamada, "Design of an EEPROM in RFID tag: Employing mapped EPC and IPv6 address," *Proceedings of IEEE Asia-Pacific Conference on Circuits and Systems (APCCAS 2010)*, Kuala Lumpur, 6-9 December 2010, pp. 168-171.
- [5]. F. Mohd-Yasin, M. K. Khaw and M. B. I. Reaz, "Techniques of RFID systems: Architectures and applications," *Microwave Journal*, vol. 49, no. 7, pp. 62-74, 2006.
- [6]. M. K. Khaw, F. Mohd-Yasin, and M. I. Reaz, "Recent advances in the integrated circuit design of RFID transponder," *Proceedings 2004 IEEE International Conference on Semiconductor Electronics (ICSE 2004)*, 2004, pp. 326-330.
- [7]. K. A. Rosli, M. Mamun, M. A. S. Bhuiyan, and H. Husain "A Low Loss Wide Swing Cascode Current Mirror in 0.18- $\mu\text{m}$  CMOS Technology," *Journal of Applied Sciences Research*, vol. 8, no. 8, pp. 4096-4029, 2012.
- [8]. F. Mohd-Yasin, M. K. Khaw and M. B. I. Reaz, "Radio frequency identification: Evolution of transponder circuit design," *Microwave Journal*, vol. 49, no. 6, pp. 56-70, 2006.
- [9]. J. Uddin, M. B. I. Reaz, M. A. Hasan, A. N. Nordin, M. I. Ibrahimy, and M. A. M. Ali, "UHF RFID antenna architectures and applications," *Scientific Research and Essays*, vol. 5, pp. 1033-1051, 2010.
- [10]. G. Rizzoni, "Principles and Applications of Electrical Engineering" New York: Mc. Graw Hill, 2004.
- [11]. J. J. Wikner, "Studies On Cmos Digital-To-Analog Converters", Ph.D Thesis, LinköpingsUniversitet, SE-581 83 Linköping, Sweden, 2001.
- [12]. Y. Yu and M. Song, "Design Of a 1.8V 10bit 300MSPS CMOS Digital-To-Analog Converter With a Novel Deglitching Circuit And Inverse Thermometer Decoder", *Asia-Pacific Conf., Circuits and Syst.*, 2002, vol. 2, pp. 311 - 314.
- [13]. C. Yu, W. Chen, D. Li, and W.J. Huang, "A 1V 10-Bit 400MS/s Current-Steering D/A Converter in 90-nm CMOS", *VLSI Design, Automation and Test*, 2007 Int. Symp, April 25-27, 2007, pp. 1- 4.
- [14]. G.Fu, H.A. Mantooth and J.Di, "A 12-Bit CMOS Current Steering D/A Converter with Fully Differential Voltage Output", *Quality Electronic Design (ISQED)*, 12th IntSymp., March 14-16, 2011, pp. 1- 7
- [15]. C.S.Lee, J.W. Park, H.G. Lee and N.S. Kim, "Latch-controlled Current Cell for Low Power Current Steering D/A Converter", *Computer Modelling and Simulation (UKSim)*, 14th Int. Conf., March 28-30, 2012, pp. 655- 659.
- [16]. Wang, D. Ha and S. Choi , "Design of a 6-bit 5.4-Gsamples/s CMOS D/A Converter for DS-CDMA UWB transceivers," *IEEE Int. Conf. Ultra-Wideband*, Sept. 5-8, 2005, pp. 333- 338
- [17]. K. Nguyen, A. Bandyopadhyay, B. Adams, K.Sweetland and P. Baginski, "A 108 dB SNR, 1.1 mW Oversampling Audio DAC With A Three-level DEM Technique," *IEEE Journal of Solid-State Circuits*, vol.43, no. 12, pp. 2592- 2600, December 2008.
- [18]. Y. Xu and H. Min, "A Low Power Video 10-Bit CMOS D/A Converter Using Modified Look-Ahead Circuit," *IEEE Trans. Consumer Electronics*, vol.45, no. 2, pp. 295- 298, May 1999.



- [19]. P. Saini, and R. Mehra, "A Novel Technique for Glitch and Leakage Power Reduction in CMOS VLSI Circuits," *International Journal of Advanced Computer Science and Applications*, vol. 3, no. 10, pp. 161-168, 2012.
- [20]. J. Rabaey, "Digital Integrated Circuits. A Design Perspective" New York : Prentice Hall, 2nd Edition, 1996.
- [21]. W. Ni, X. Geng, Y. Shi and F. Dai, "A 12-bit 300 MHz CMOS DAC for high-speed system applications", *Proc. IEEE Int. Symp., Circuits and Syst.*, May 21-24, 2006.
- [22]. Y. Nakamura, T. Miki, A. Maeda, H. Kondoh, N. Yazawa, "A 10-b 70-MS/s CMOS D/A Converter", *IEEE Journal of Solid-State Circuits*, vol. 26, no. 4, pp. 637 - 642, April 1991.
- [23]. M. Otsuka, S. Ichiki, T. Tsukada, T. Matsuura, and K. Maio, "Low-Power, Small-Area 10bit D/A Converter for Cell-Based IC", *IEEE Symp. Low Power Electronics*, October 11-19, 1995, pp. 66- 67.
- [24]. T. Shi, S. Hou , P. Luo, R. Yang , J. Chen, S. Zhen and B. Zhang, "A Low Power and High Precision DAC in 0.13 um CMOS for DVS System," *Int. Conf. Communications, Circuits and Systems*, July 28-30, 2010, pp. 585- 588.
- [25]. G. Martel, L. Dzahini, D. Rarbi, and F. Rossetto, "A low power 5 MS/s 14 bit switched capacitors digital to analog converter," *IEEE Int. Conf. IC Design and Technology (ICICDT)*, June 2-4, 2010, pp. 240 – 243.
- [26]. Bernardo, G. Henriquesl, K. Kannanen, J. E. Franca and J. Rapeli, "A 10 Bit Low-Power CMOS D/A Converter with On-Chip Gain Error Compensation," *Proc. of the IEEE Custom Int. Circuits Conf.*, May 1-4, 1995, pp. 215- 218.
- [27]. C.-H. Kuo and Jen-Chieh Tsai, "A 10-bit 2.5 mW 0.27 mm<sup>2</sup> CMOS DAC with spike-free switching," in *Proceedings of the Ninth International Symposium on Consumer Electronics, 2005. (ISCE 2005)*, pp.473-477, 14-16 June 2005.
- [28]. K. Kuo and C. Wu, "Digital to analog converter for the analog front end of the WiMAX applications", *Int. Symp. Communications and Information Technologies (ISCIT)*, October 26-29, 2010, pp. 53 - 57.
- [29]. J. Jung, K. H. Baek, S.I. Lim, S. Kim and S.M. Kang, "Design of a 6 bit 1.25 GS/s DAC for WPAN", *IEEE Int. Symp. Circuits and Sys.*, May 18-21, 2008, pp. 2262- 2265.
- [30]. S. Sarkar, and S. Banerjee, "An 8-bit 1.8 V 500 MSPS CMOS Segmented Current Steering DAC" *IEEE Computer Society Annual Symposium on Components, Circuits, Devices & Systems*, May 13-15, 2009, pp. 268 - 273.
- [31]. C. H. Lin and K. Bult, "A 10-b, 500-MSample/s CMOS DAC in 0.6mm<sup>2</sup>," *IEEE Journal of Solid-State Circuits*, vol. 33, pp. 1948–1958, Dec. 1998.
- [32]. M. Chandrasekhar and S. Dasgupta, "A 1.2 Volt, 90nm, 16-bit Three Way Segmented Digital to Analog Converter (DAC) for Low Power Applications," *Quality of Electronic Design*, March 16-18, 2009, pp. 447 – 450.
- [33]. R.L.Chen, S.J. Chang, "A 5-bit 1.35-GSPS DAC for UWB transceivers", *IEEE Int. Conf. Signal Processing & Analysis*, Sept 9-11, 2009, pp.175 – 179.
- [34]. S.I. Cho, S.I. Lim. and S. Kim, "A to-bit t.25GSample/s Partially-Segmented D/A Converter for Ultra Wide-Band Communication System", *IEEE Asia Pacific Conf. Circuits and Syst.*, December 6-9, 2010, pp. 378- 381.
- [35]. D. Mercer, "Low Power Approaches to High Speed Current Steering Digital to Analog Converters in 0.18um CMOS," *IEEE Journal of Solid-State Circuits*, vol. 4, no. 8, pp. 1688- 1698, August 2007.
- [36]. P. Aliparast, Z.D. Koozehkanai, J. Sobhi, N. Nasirzadeh and B.A. Soltany, "Design of a 10-bit Low Power Current-Steering Digital-to-Analog Converter Based on a 4-D Thermometer Decoding Matrix," *Proc. of the 17th Int. Conf. Mixed Design of Int. Circuits and Syst.*, June 24-26, 2010, pp. 243- 246.
- [37]. P. Palmers, W. Zu and M. Steyaert, "A 10-Bit 1.6-GS/s 27-mW Current-Steering D/A Converter With 550-MHz 54-dB SFDR Bandwidth in 130-nm CMOS," *IEEE Asian Solid-State Circuits Conf.*, Nov. 2010. pp. 348 - 351

- [38]. Y.G. Kwon, S.H. Lee and Y.D. Jeon, "A 6b 1.4GS/s 11.9mW 0.11mm<sup>2</sup> 65nm CMOS DAC with a 2-D INL bounded switching scheme," *SoC Design Conf. (ISOCC)*, November 22-23, 2010, pp. 198- 200.
- [39]. Q. Ha, F. Ye, C. Chen, X. Zhu, M. Wang, Y. Lin, N. Li and J. Ren, "A 4-channel 8-bit 650-MSample/s DAC with interpolation filter for embedded application," *IEEE 9th Int. Conf.*, October 25-28, 2011, pp. 492- 495.
- [40]. G. Fu, H.A. Mantooth and J. Di, "A 12-bit CMOS current steering D/A converter with a fully differential voltage output", *12th Int. Symp. Quality Electronic Design (ISQED)*, March 14-16, 2011, pp. 1- 7.
- [41]. R.L Chen, H.W.Ting, and S.J.Chang, "Six-bit 2.7-GS/s 5.4-mW Nyquist complementary metal-oxide semiconductor digital-to-analogue converter for ultra-wideband transceivers," *IET Circuits, Devices & Syst.*, vol.6, no. 2, October 2012.
- [42]. J. Deveugele, and M.S.J.Steyaert, "A 10-bit 250-MS/s binary-weighted current-steering DAC," *IEEE Journal of Solid-State Circuits*, vol.41, no. 2, pp. 320- 329, February 2006.
- [43]. R.L. Chen and S.J.Chang, "A 6-bit Current-Steering DAC with Compound Current Cells for Both Communication and Rail-to-Rail Voltage-Source Applications," *IEEE Transactions on Circuits and Systems II: Express Briefs*, no. 99, pp. 1 – 5, 2012.



**Zeti Mazianna Binti Mazlan** received M.Sc. and B.Sc. (Hon.) in Microelectronic Engineering from Universiti Kebangsaan Malaysia (UKM) in 2014 and 2007, respectively. Her research interest is in Microchip design and fabrication.



**Jubayer Jalil** achieved M.Sc. (by research) from the Dept. of Electrical, Electronic and Systems Engineering, Universiti Kebangsaan Malaysia (UKM) in 2014. Previously, he received B.Sc. (Hon.) in Applied Physics, Electronics and Communication Engineering from Dhaka University, Bangladesh in 2007. Since 2007 to 2010, he worked for Energypac Power Generation Ltd. and Packard Engineering Ltd. as an Engineer (Testing, Inspection and QC) and a Deputy Manager (Sales and Technical Support), respectively. His research interests are in the following fields: RF Analog and Mixed Signal design, Wireless Communication, SoC design and fabrication.



**Mamun Bin Ibne Reaz** was born in Bangladesh, in December 1963. He received his B.Sc. and M.Sc. degree in Applied Physics and Electronics, both from University of Rajhashi, Bangladesh, in 1985 and 1986, respectively. He received his D.Eng. degree in 2007 from Ibaraki University, Japan. He is currently Professor in the Universiti Kebangsaan Malaysia, Malaysia involving in teaching, research and industrial consultation. He is a regular associate of the Abdus Salam International Center for Theoretical Physics since 2008. He has vast research experiences in Norway, Ireland and Malaysia. He has published extensively in the area of IC Design and Biomedical application IC. He is author and co-author of more than 200 research articles in design automation and IC design for biomedical applications.



**Fazida Hanim Hashim** received her M.Sc. in Electrical Engineering from University of Carnegie Mellon University, Pittsburgh, USA and Ph.D. from UKM, Malaysia. Currently, she is a Senior Lecturer in the Universiti Kebangsaan Malaysia (UKM), Malaysia involving in teaching and research. Her research interests include Multi-agent system and VLSI system design.